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Abstract
During the past two decades, the decrease in intrinsic delay of MOSFETs has been driven
by the scaling of the device dimensions. The performance improvement has relied mostly
in the increase of source velocity with gate scaling, while the transport properties of the
channel have remained constant, i.e., those of conventional Si. Starting at the 90 nm node,
uniaxial strain has been introduced in the transistor channel in order to further increase
the source velocity. Beyond the 32 nm node, novel channel materials, with superior carrier
velocities, and novel device architectures are required in order to continue the performance
enhancement of MOSFETs while preserving the electrostatic control. In this Thesis, different
physical aspects of strained Si and SiGe materials are investigated as a mean to increase
carrier velocity in MOSFET channels.
Novel approaches for the fabrication of strained Si based on ion implantation and anneal
induced relaxation of virtual substrates are developed. The strain relaxation of SiGe layers
is improved using a buried thin Si:C layer in the Si(100) substrate. Further, a Si+ ion
implantation and annealing method is investigated for relaxing virtual substrates using lower
implantation dose. Finally, the uniaxial relaxation of {110} surface oriented substrates is
demonstrated using a He ion implantation and anneal technique.
Apart of channel material studies, the fundamental and technological challenges involved
in the integration of strained Si and SiGe into MOSFETs are assessed. The impact of source
and drain formation on the elastic strain and electrical properties of strained Si layers and
nanowires is examined. Also, the formation of ultra-shallow junction in strained Si/strained
Si0.5Ge0.5/SSOI heterostructures is investigated using different types of ion implanted specie
and annealing. The results show that BF+2 implantation and low temperature annealing are
suitable approaches for achieving high quality, strained doped layers.
The knowledge acquired was further applied in the fabrication of p-MOSFETs using
strained Si/strained Si0.5Ge0.5/SSOI substrates and HfO2/TiN gate stacks. Moreover, rare
earth GdScO3 was integrated for the first time into MOSFETs with high mobility strained
SiGe channels using a gate-first process. Transistors with channel length ranging from 65
nm to 1.5 µm were fabricated and characterized. The hole mobility and effective velocity
were extracted from devices with <110> and <100> channel orientations. The mobility for
the <100> direction is 18 % higher than for <110> direction. However, this enhancement
translates in only 8 % increase in effective velocity.
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Kurzfassung
In den letzten beiden Jahrzehnten wurde die den MOSFETs innewohnende
Schaltverzo¨gerung durch Skalierung der Bauelemente verringert. Die Verbesserung
der Leistungsfa¨higkeit wurde hauptsa¨chlich durch Erho¨hung der Source-
Ladungstra¨gergeschwindigkeit νeff per Gate-Skalierung erreicht, wa¨hrend die Trans-
porteigenschaften des Kanals konstant geblieben sind, z.B. die von konventionellem Si.
Beginnend mit der 90 nm-Technologie, wurde uniaxiale Verspannung in den Transistorkanal
eingefu¨hrt, um νeff weiter zu erho¨hen. Jenseits der 32 nm-Technologie werden neuartige
Materialien mit u¨berlegenen νeff und neuartige Bauelementarchitekturen beno¨tigt, um
die Steigerung der MOSFET-Leistungsfa¨higkeit fortzufu¨hren, wa¨hrend die elektrostatische
Kontrolle beibehalten wird. In dieser Arbeit werden die physikalischen Aspekte von verspan-
nten Si- und SiGe-Materialien in Hinblick auf die Erho¨hung von νeff in MOSFET-Kana¨len
untersucht.
Neuartige Herangehensweisen fu¨r die Herstellung von verspanntem Si werden entwickelt,
die auf Ionenimplantation und thermisch induzierter Relaxation von virtuellen Substraten
basieren. Die Verspannungs-Relaxation von SiGe-Schichten wird durch vergrabene du¨nne
Si:C-Schichten im Si(100)-Substrat verbessert. Weiterhin wird eine Methode, die Si+-
Ionen-Implantation und Erhitzen beinhaltet, fu¨r relaxierende virtuelle Substrate untersucht,
indem die Implantationsdosis verringert wird. Zuletzt wird die uniaxiale Relaxation auf
{110}-Oberfla¨chen anhand He-Ionen-Implantation und Erhitzen gezeigt.
Neben den Studien an Kanalmaterialien, werden fundamentale und technologische
Herausforderungen der Integration von verspanntem Si und SiGe in MOSFETs angegangen.
Der Einfluss von Source- und Drain-Formierung auf die elastische Verspannung und die
elektrischen Eigenschaften von Si-Schichten und Nanodra¨hten wird behandelt. Ebenso
wird die Herstellung von ultra-flachen Kontaktstellen in Heterostrukturen untersucht, die
aus verspanntem Si/verspanntem Si0.5Ge0.5/SSOI (sSi/sSiGe/SSOI) bestehen, indem ver-
schiedene Arten von Ionen bei der Implantation und darauffolgendem Erhitzen angewandt
werden. Die Resultate zeigen, dass BF+2 -Implantation und Niedrig-Temperatur-Erhitzen
vielversprechende Ansa¨tze fu¨r verspannte dotierte Schichten von hoher Qualita¨t sind.
Das erworbene Wissen wurde weiterhin bei der Herstellung von p-MOSFETS mit
sSi/sSiGe/SSOI-Substrate und HfO2/TiN-Gate-Schichtfolgen angewandt. Die Seltene-
Erden-Verbindung GdScO3 wurde u¨berdies zum ersten Mal in MOSFETs mittels Gate-
First-Prozess integriert, die SiGe-Kana¨le mit hoher Ladungstra¨gerbeweglichkeit besitzen.
Transistoren mit Kanalla¨ngen von 65 nm bis 1.5 µm wurden hergestellt und charakterisiert.
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4 Kurzfassung
Die Lo¨cher-Beweglichkeit und effektive Geschwindigkeit von Bauelementen mit <110>- und
<100>-Kana¨len wurde bestimmt. Die Beweglichkeit der <100>-Richtung ist 18 % gro¨ßer
als die der <110>-Richtung. Jedoch fu¨hrt diese Verbesserung nur zu einer Erho¨hung vom
effektiven Wert von νeff um 8 %.
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Chapter 1
Introduction
During the past decades, the historical enhancement of the performance of MOSFET devices
has relied on geometric scaling of the effective gate length, Lg, on architecture for improved
electrostatic control, and on innovations in source and drain (S/D) and channel dopant
engineering [1]. However, parasitic components (i.e., series resistance and the parasitic ca-
pacitance) associated to the MOSFET follow different scaling trends, and their influence on
deeply scaled devices may degrade the performance improvement offered by the geometric
scaling [2].
The study of MOSFET gate delay provides an efficient way to explore the impact of
the different parasitic components on the performance of CMOS devices as well as possi-
ble means to improve the transistor performance. In the traditional ITRS metric [3], the
transistor gate delay is given by τ = CinvVDD/ID, where VDD is the supply voltage, ID the
saturation current for VGS=VDS=VDD, and Cinv is the total gate capacitance in inversion.
However, this model neglects parasitic capacitances inherent to conventional transistors and,
consequently, is inappropriate for analysis of ultimately scaled MOSFETs.
Antoniadis et al. [4] has defined the intrinsic MOSFET switching delay as τ = ∆QG/Ieff ,
where ∆QG is the charge difference between two logic states, including both, channel charge
and intrinsic gate electrode fringing capacitance charge, and Ieff is the effective drain current
[5]. It follows that,
τ =
VDD − VT + (C∗fVDD/CinvLg)
(3− δ)VDD/4− VT
Lg
ν
(1.1)
where VDD is the supply voltage, C
∗
f is the total effective gate fringing capacitance, including
all internal and external fringing capacitances, VT is the effective threshold voltage, and δ
is the drain induced barrier-lowering (DIBL) coefficient, with the Miller effect on the drain
side taken into account [5]. The term ν stands for the effective carrier velocity at the virtual
source, which is thus defined as the point in the channel at which the charge density is given
by Qinv = Cinv(VGS − VT ).
Even though the relative importance of parasitic components have continuously increased
with scaling, through the term C∗fVDD/CinvLg in equation 1.1, the gate delay has historically
decreased proportionally to the gate length. Therefore, the effective velocity of carriers has
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been the main lever for increased performance over the past two decades. The effective
velocity ν is related to the actual virtual source carrier velocity, νxθ, near the potential
barrier between the source and the channel corrected for the voltage drop across the source
series resistances, Rs, [4],
νxθ =
ν
1− CinvRsW (1− 2δ)ν (1.2)
where W is the device width.
In aggressively scaled devices, the importance of the transport of carriers across the
source-channel barrier significantly increases. Lundstrom demonstrated that νxθ is related to
the so called source injection velocity, νθ, or ballistic velocity, through the ballistic efficiency
B accordingly [6],
νxθ = Bνθ =
λ
2l + λ
νθ (1.3)
where λ is the backscattering mean free path of carriers in the vicinity of the virtual source
and l is the critical length for backscattering to the source. The backscattering mean free
path is related to the average distance that a carrier travels before being backscattered into
the source, while the critical length stems for the distance over which the source potential
drops by kT/q. Rahman et al. [7] have shown that λ increases with the low field carrier
mobility. Whereas the carrier mobility in the quasi-ballistic regime is subject to controversy,
its meaning still holds at low drain voltages. Also, the critical length for backscattering
is proportional to the low field mobility, since the source potential profile varies as a func-
tion of scattering in the channel [8, 9]. Regarding the intrinsic material properties of the
semiconductor channel, the ballistic velocity can be expressed as,
νθ =
4h
3
√
mCmD
√
Ninv (1.4)
where mx, my and mD =
√
mxmy are the in-plane carrier effective masses parallel and
perpendicular to the channel and the density of states mass, mC is the conduction effective
mass, Ninv is the carrier density in the two dimensional carrier gas, and h is the reduced
Planck’s constant. The carrier mobility is inversely proportional to the transport and density
of state masses, µ ∝ 1/mCmD [10]. Comparing this last result to equation 1.4, the ballistic
velocity shows a power dependence on the mobility, i.e., νθ ∝ µ0.5. This relation holds when
the change in the mobility is only a consequence of the modulation of the effective mass. In a
general case, where changes in the scattering rate are also involved, νθ ∝ µα where 0<α<0.5.
In order to maximize the virtual velocity at a given inversion charge, the channel material
and device structure should be chosen in a way that the in-plane carrier effective mass is
reduced while scattering events in the channel decrease. Therefore, mobility is correlated
to the carrier velocity through the effective mass and scattering rates. Understanding the
mechanism in which mobility is improved is the key to access potential gains in carrier
velocity.
It is clear from the discussion above that the continuous decrease in gate delay could only
9be achieved by improving the transport properties of the conventional Si channel. In fact,
starting in the 90 nm node, this concept was implemented in the microelectronic industry
using strained Si (sSi) channels. Figures 1.1(a and b) show the historical trends for intrinsic
MOSFET delay and virtual velocity as a function of the gate length extracted from for
benchmark devices [11]. The ITRS projections are also indicated to illustrate the future
challenges. Below the 65 nm node, strain is decisive to continue performance scaling.
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Figure 1.1: (a) Historical trend of the intrinsic delay and (b) virtual velocity (νxθ)
vs. gate length for benchmark devices and projections for Lg=10 nm to continue
commensurate scaling. Data adapted from Ref. [11].
At the 45 nm node and beyond, alternative approaches are required to achieve commen-
surate performance scaling in order to further increase velocity while maintaining the electro-
static integrity [9]. First, a more aggressive gate length scaling reduces velocity considerably;
however, the numbers are still beyond what is feasible using strained Si. Moreover, multi-gate
architectures are needed to achieve the stringent electrostatic requirement in such ultrashort
channels. Thinning the gate oxide is also a possible approach to improve delay by increasing
the Cinv, as seen on equation 1.1. However, higher Cinv results in increased drive current
and consequently, higher voltage drop at the series resistance. This results in smaller carrier
velocity, which is the main lever for reducing gate delay. This example hints that increasing
Cinv should accompany a reduction of Rs, which also can be understood from the denomi-
nator term of equation 1.2. However, reduction of series resistance is a difficult task and it
is not enough to raise the required virtual source velocity to values accessible by strained Si.
On the other hand, reducing fringing capacitance is very effective in relaxing the require-
ment for virtual source velocity, since the parasitic charges constitute a major part of the
total switching charges. This could be achieved by simply decreasing the gate height for ex-
ample [12]. Nonetheless, strain still constitutes the main option for continuous scaling, and
at smaller nodes, new high mobility channel material systems will be certainly required to
further increase the source velocity.
This thesis aims to explore some of the potential candidates for high performance channel
materials. It will focus on the fabrication, processing and applications of strained Si and
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SiGe channels for near future MOSFETs.
Chapter 2 examines the origins of carrier transport enhancement in strained Si and
strained SiGe channel transistors. Further, the potential of different types of strain/material
systems investigated in this work is discussed in terms of MOSFET performance improve-
ment. Chapter 3 presents novel methods for the fabrication of strained Si through virtual
substrate technology using ion implantation and annealing. Systematic experimental and
theoretical analyses are conducted to elucidate the mechanisms of strain relaxation of SiGe
layers using different ions and engineered substrates. Chapter 4 describes processing de-
signs for strained Si and SiGe, assessing the physical aspects of material modification after
dopant activation through ion implantation and annealing, and patterning to nanostruc-
tures. The chapter discuss challenges and solutions involved in the fabrication of transistors
with strained channel regarding material properties, e.g, strain, layer quality, etc. Finally,
chapter 5 presents the fabrication and characterization of long and short biaxial compressive
strained SiGe channel MOSFETs on Si or sSi on insulator. First, the performance and trans-
port metrics are extracted from transistors fabricated with conventional HfO2 gate stacks in
order to correlate changes in mobility to carrier velocities of different channel orientations.
Second, short channel MOSFETs with alternative TiN/GdScO3 gate stacks are fabricated
and analyzed systematically.
Chapter 2
Strained Si/SiGe for high mobility
channels MOSFET
2.1 Introduction
In this chapter, a background on the material and transport properties in strained Si/SiGe
MOSFETs is presented. First, the effect of strain on the bandstructure and carrier transport
in semiconductors is introduced based on crystallographic symmetry considerations. Then,
changes in the bandstructure induced by different types of strain coupled to the electrical
confinement are discussed in the context of MOSFET devices. Finally, the impact of
different types of strain, which are explored in this thesis, on the transport properties
of Si/SiGe channels is reviewed. These examples are further contextualized within the
present technological approaches for improving mobility and virtual velocity in ultra-scaled
MOSFETs in order to discuss limitations and future prospects for strain technology.
2.1.1 Bandstructure of strained Si and SiGe
Silicon and Germanium are column IV semiconductors with diamond crystal structure. The
mismatch between their lattice constants is 4.2 % [13]. In the case of a relaxed SiGe alloy, the
lattice parameter can be estimated by Vergard’s law which represents the linear interpolation
of the lattice constants of Si and Ge [14]. If a thin layer of Si is pseudomorphically grown
on an unstrained bulk Si1−xGex substrate, the lattice of the epitaxially grown Si is stretched
in-plane to match the lattice constant of the underlying Si1−xGex layer. Such structure is
said to be tensely strained, referring to the in-plane strain state. Inversely, a compressively
strained SiGe film can be obtained by growing a layer with higher Ge content on a substrate
with lower Ge concentration. In both cases, the applied in-plane strain (εx=εy=ε‖) also
produces a perpendicular strain due to elastic deformation, ε⊥, resulting in a tetragonal
distortion at the lattice.
An intrinsic property of semiconductors such as Si/SiGe is that their bandstructure can
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be “engineered“ by mechanical distortion of the crystalline lattices. The solutions of the
Schro¨dinger equation of solid crystals have symmetry properties expressed by the effective
potential V (r), which are defined within the Hamiltonian. The symmetry of crystal electronic
bandstructures, i.e., the E-k relations in the k space, is essentially determined by the crystal
symmetry, which sets the symmetry for the crystal potential V (r) [5].
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Figure 2.1: Schematics of the conduction band energy contour (top) and the va-
lence band E-k dispersion (bottom) for relaxed Si, biaxial tensile strain and biaxial
compressive strain.
In Si and SiGe alloys with Ge content up to 85 %, the conduction band is 6 fold degen-
erated with a minimum in the ∆ point (∆6 valleys), and the valence band is comprised of
the degenerated heavy and light holes bands (HH and LH) with their minima located at the
Γ point. In the conduction band, the effective mass of the sixfold degenerated ∆6 valleys is
anisotropic with a longitudinal mass ml and a transverse mass mt. The HH effective mass
is higher than the LH as well as pronouncedly more anisotropic due to band warping along
different crystal directions [13]. A schematics of the conduction band energy contour and
the valence band E-k dispersion for relaxed Si is shown in figure 2.1.
Any strain can be decomposed into a hydrostatic strain and two types of shear strain.
One type of shear strain is related to the change of lengths along the three orthogonal axes,
and the other is related to the rotation of the axes of an infinitesimal cube. For cubic crystals
such as Si and Ge, hydrostatic strain does not break crystal symmetry and, hence, only shifts
energy levels without lifting band degeneracy. The hydrostatic strain does not contribute to
carrier mobility enhancement, but plays an important role in off-state leakage and threshold
voltage shift in semiconductor electronic devices due to an altered bandgap.
It is the shear component of strain that reduces the symmetry and causes subband split-
ting, affecting the transport properties in semiconductors. By reducing the crystal symmetry
in biaxially or uniaxially strained Si/SiGe layers, the band degeneracy is lifted and band
warping may occur. For biaxial stress in conventional (100) plane oriented Si/SiGe semi-
conductors, the shear strain elongates or shortens the crystalline lattice along z with respect
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to those x and y in-planes, thus changing the cubic symmetry into tetragonal. For uniaxial
stress, the shear strain applied to cubic Si changes the in-plane base of the unit cell into
a rectangle or a rhombus, reducing the symmetry to tetragonal and orthorhombic, respec-
tively. Under either stress, the reduction of the cubic symmetry splits the degenerate HH
and LH valence bands of a semiconductor into separate HH and LH bands. The energy shift
depends on the direction and magnitude of the applied strain as schematically seen in figure
2.1. Warping of the valence band can also be easily understood by symmetry considerations.
Since the valence band edge in Si/SiGe is located at the Γ point, the energy surface follow
the strained crystal symmetry. The biaxial strain does not change the symmetry in the x-y
plane, so the unstressed and biaxially stressed contours have the same symmetry in-plane.
However, the non-equivalency between x-y with z directions under biaxial stress is evidently
manifested by the constant energy surface. In the case of uniaxial stress, the lower symmetry
results in even higher warping of the energy contours in the kx-ky plane.
For the conduction band in Si/SiGe, band warping and splitting follow the same sym-
metry argument. Both biaxial and uniaxial stresses split the 6 fold degenerated ∆6 valleys
into 4 fold degenerated ∆4 valleys in the x-y plane and 2 fold degenerated ∆2 valleys in
the z direction [15]. As in the valence band case, significant warping of the in-plane surface
energy contour occurs when the square symmetry of the crystal basis is reduced by means
of uniaxial strain. For example, uniaxial stress along [110] in a (100) Si surface turns the
square basis perpendicular to the [001] into a rhombus, which reduces the circular shape of
the in-plane energy contour for ∆-valleys on the z axis into an ellipse.
The strain induced band splitting modifies the mobility in several ways. First, the Boltz-
mann distribution states that the fractional population of each sub-band is proportional to
the exponential of the sub-band position. Under strain, the lower energy sub-band is filled so
the effective electron/hole conduction mass in the transport direction is changed. Second, if
the splitting is of sufficient magnitude, intervalley phonon scattering is reduced. In addition
to the splitting effect, if the strain is enough to cause band warping it can result in a further
change of the effective mass. Larger warping area can hold higher portion of conduction
carriers, and thus the mobility enhancement factor can be raised.
Whereas biaxial strain is more effective at splitting the energy of both conduction and va-
lence bands, uniaxial strain induces higher band warping, thus impacting more the effective
mass.
2.1.2 Electrical confinement in strained Si/SiGe channel MOS-
FETs
In conventional Si/SiGe channels MOSFETs, carriers are confined in triangular 2D potential
wells as the applied transverse electric field bends the band below the Fermi level, thus ac-
cumulating carriers in the gate oxide/channel interface to form an inversion layer. Formally,
the confinement arises from the inclusion of a quantized z-dependent electric potential V (z)
defined by the Poisson equation into the Schro¨dinger equation. The “width“ of the inver-
sion layer Winv depends inversely on the quantization mass and on the effective electric field
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according to Winv∝(mzEeff )1/3. Two main consequences arise from this relation: First, the
energy level of the carriers under confinement is dependent on both, vertical electrical field
and quantization mass. Second, a high quantization mass is needed to minimize mobility
degradation due to confinement enhanced phonon scattering [16, 17].
In Si/SiGe MOSFETs, since the effective mass of the conduction band valleys is
anisotropic, and the effective masses of HH and LH in the valence band are different, the
energy of bands with lower transverse masses (in the direction of the applied electrical field)
is lifted and band splitting occurs. As a result, the total carrier energy becomes the super-
position of the x-y in-plane wave motion and that under confinement in the z direction. In
strained channel transistors, the final system energy bandstructure is determined by both,
confinement quantization and strain effects. The direction and magnitude of the strain as
well as the plane orientation of the applied electric field determines whether the impact of
confinement and strain on mobility enhancement are additive or not. For strain engineering,
one needs to choose the appropriate type of stress to create a proper symmetry reduction
and thus to produce a desirable splitting and warping.
The next subsections briefly review the prospects and limitations of different types of
strain and material systems for enhancing carrier mobility that are explored in this thesis.
2.2 Biaxial and uniaxial tensile strained Si (100)
In biaxial tensile sSi with (100) plane orientation, two of the six degenerate valleys of the
conduction band shifts to lower (∆2) whereas the other four shifts to higher energies (∆4).
Since the transversal effective mass of the ∆2 valley is higher than the ∆4, the strain contri-
bution is additive to the confinement effect. In this configuration, the ∆2 valley with lower
in-plane effective mass is preferentially populated with carriers. Since the biaxial strain does
not reduce the symmetry of the crystal square basis, applying a stress of about 1.2 GPa does
not change the 2D DOS effective mass [18]. Therefore, the electron mobility enhancement in
such layers is due to the smaller conductivity mass and reduced scattering rate, i.e., α<0.5.
For the p-MOSFET, the biaxial tensile strain configuration leads to serious shortcomings.
Although the strain populates the lower energy LH band that has considerably smaller ef-
fective mass, this configuration contradicts the confinement effect, where LH shifts to higher
energies [19]. As a result, the scattering rate increases and the mobility enhancement even-
tually disappear at high inversion charge densities. High strain levels are therefore needed
to maintain the band splitting in high vertical electrical field. The impact of biaxial tensile
strain on the band splitting of the conduction and valence bands of Si is schematically shown
in figure 2.2.
Although biaxial strain is effective to boost electron mobility, it improves the performance
of short channel n-MOSFETs only slightly, where about 2× enhancement in long channel
mobility translates in only 20-30 % increase in drive current [19–21].
Nevertheless, biaxial tensile strain can be a good option for performance improvements
of n-type devices through alternative approaches. For example, high performance micro-
processor chips commonly operate at relatively high temperatures, so it can benefit from
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Figure 2.2: Schematics of the band splitting in biaxial tensile strained Si (left) and
biaxial compressive strained SiGe (right) associated with the electrical confinement
effect. Biaxial tensile strain reduces inter-band phonon scattering of electrons while
biaxial compressive strain enhances hole mobilities.
suppression of phonon scattering rates offered by this material. Also, biaxially strained Si
can extend its superior mobility to ultra-thin body Si devices (tSi=3-4 nm) where 2D con-
finement increases phonon scattering [22]. Finally, biaxially tensile strained Si bonded on
insulator can be used as the starting material for the fabrication of uniaxial tensile sSi by
patterning-induced preferential relaxation [113], which may provide even higher mobility en-
hancement.
Nanowires (NWs) or FinFETs structures patterned on SSOI substrates and oriented in
the [110] direction have been a common approach to achieve uniaxial tensile strained Si
[25]. Concerning band splitting under electrical confinement, the carrier mobility strongly
depends on the channel direction of the nano structures, since the lateral sides can have dif-
ferent plane orientations and dominate transport [24]. Although the band splitting achieved
with uniaxial tensile strain is lower than for the biaxial case, a strain of 0.8 % is enough
for supressing phonon scattering. Uniaxial strain causes an additional modulation of the
∆2 effective mass. Simulations show that uniaxial tensile strain in the [110] channel direc-
tion reduces conduction effective mass, while the in-plane effective mass perpendicular to
the channel increases [25, 26]. Exemplary, this thesis explores NWs patterned in the [110]
direction, which show enhanced electron mobilities [27]. Regardless of the observed improve-
ments, uniaxial tensile strain has been implemented in n-MOSFETs via stressors only [28],
and the multi-gate approach has not entered production as yet due to manufacturability
issues. However, the implementation of stressors is very challenging for sub-32 nm nodes,
so novel channel materials and device geometries are still the most promising solutions to
enhance performance of scaled transistors.
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Figure 2.3: (a) Minimum energy of conduction and valence bands for strained
Si1−xGex alloys pseudomorphically grown on Si (100) in function of the Ge content,
simulated using nextnano software [29], and (b) change in the effective mass for biaxial
and uniaxial compressive Si and Ge relative to relaxed Si. Data extracted from Ushida
et al. [30]
2.3 Biaxial and uniaxial compressive strained SiGe
(100)
Hole mobility is intrinsically higher in SiGe alloys than in relaxed Si and increases with the
Ge content [30, 31]. Particularly, Ge has the highest bulk hole mobility among semicon-
ductors, where mobility values up to 1000 cm2/Vs have been reported in MOSFETs [32].
However, the mobility drastically reduces to 150 cm2/Vs in transistors with high-κ gate
dielectric deposited directly on Ge [32], and these devices exhibit poor electrical characteris-
tics, implying limitations to aggressive scaling. Even using a Si cap layer for the passivation
of the high-κ gate dielectric, the mobility enhancement observed in Ge MOSFETs does not
translate to the virtual source velocity comparable to that of relaxed Si [33].
On the other hand, short channel devices fabricated on biaxial compressive strained SiGe
with high Ge content (>50 %) grown on Si on insulator have shown more promising results.
Gomez et al. reported 25 % enhancement of hole velocity in such strained SiGe channels with
50 nm gate lengths [34]. Also, although the hole mobility has lagged behind the electron
mobility, the dramatic increase of hole mobility achieved with biaxial compressive strained
SiGe devices has raised it to values compared to the electron mobility of relaxed Si [35–37].
The compressive biaxial strain imposes an effect inverse to that observed on biaxial tensile
strained Si, shifting the heavy hole band to lower energies as seen in the nextnano simulation
in figure 2.3(a) [29], and thus resulting in an additive contribution of the valence band split-
ting to the electrical confinement effect (figure 2.2). Consequently, inter-band scattering is
greatly reduced. Although the heavy hole band is preferentially populated, the band warping
for this strain configuration and material system leads to a significant decrease of the effec-
tive mass, becoming light hole like [30]. Nevertheless, whereas biaxial strain is beneficial for
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increasing mobility, the modest virtual velocity enhancement is still below the expectations
for MOSFETs operating in the ballistic regime.
Starting at the 90 nm node, uniaxial compressive strained Si induced by selective growth
of relaxed SiGe at S/D regions has been used for the p-MOSFET [28]. However, while hole
velocity in strained Si is expected to saturate at about 2.7× that of relaxed Si, simulations
predict that a strained Si0.5Ge0.5 channel will outperform relaxed Si by 4.3× at -3 GPa uni-
axial compressive stress [34]. As in the biaxial case, the hole mobility is enhanced in uniaxial
compressive strained SiGe due to reduced phonon scattering. Moreover, the effective mass
for HH significantly decreases for uniaxial compressive strain compared to the biaxial case,
therefore increasing the virtual velocity. The simulation of figure 2.3(b) shows that the ef-
fective mass decreases as a function of the applied biaxial or uniaxial compressive strain in
Si and Ge relative to relaxed Si [30]. Similar behavior is expected for SiGe alloys.
Moving to pure Ge channels with uniaxial stress of -3 GPa results in a modest improve-
ment over Si0.5Ge0.5 channels, of 5.2× relative to Si. This suggests that uniaxial compressive
strained SiGe with high Ge content (>50 %) is a promising approach for increasing the ve-
locity of holes for the PMOS, with the advantage of easier fabrication process compared to
pure Ge.
2.4 Uniaxial tensile strained Si (110)
Carrier mobility in MOSFET devices can be enhanced using different crystal orientations
other than conventional (100) [38, 39]. In unstrained Si substrates, the highest hole mobility
is reported along the [110] channel direction on (110) planes, showing an increasing of more
than 160 % as compared with (100) [40]. This is because the quantization mass of heavy
holes in (110) is higher than in conventional (100), which increases band splitting in quantum
confinement. Moreover, the asymmetry of the in-plane energy contour of the valence band
leads to even higher mobility and carrier velocity if the MOSFET is fabricated with a proper
channel direction.
A major challenge for adopting (110) Si wafers is that this orientation has lower electron
mobility than (100) [41, 42]. Regarding layer orientation, the highest electron mobility in
unstrained Si substrates is reported along the [110] channel direction on a (100) wafer. In
order to take the maximum advantage of crystallographic layer orientation, Young et al.
proposed to integrate the NMOS on (100) and PMOS on (110) using a hybrid substrate on
SOI [40]. The improvement in gate delay of CMOS inverters built in such substrates was
about 21 % compared to conventional (100) wafers. Also, the cut-off frequency improvement
of RF short channel p-MOSFETs in (110) layers was reported in ∼40 % in respect to (100)
[43]. However, the disadvantage of hybrid wafers lies on the complexity of the fabrication
process and the use of a complex bonded substrate. Ideally, enhancement of both electron
and hole mobilities should be achieved in a single plane oriented Si wafer.
A promising approach to substitute hybrid wafers was reported by Mizuno et al., which
demonstrated that optimal enhancement of both electron and hole mobilities in (110) Si
MOSFETs can be achieved with tensile strain and channel directions along [100]. In this
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configuration, the electron mobility ratio of (110) strained-SOI n-MOSFETs to the universal
mobility of (100) bulk MOSFETs increases up to 81 % [44, 45].
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Figure 2.4: Schematics of the in-plane representations of the equi-energy lines of
conduction band and valence band for a (110) surface orientation (left), and of the
band splitting induced by uniaxial tensile strain and confinement (right).
For the conduction band, the uniaxial tensile strain applied along [100] lifts the degener-
acy of the sixfold valleys, decreasing the energy level of the fourfold valley and increasing that
of the twofold valley in harmony with the confinement effect. Figure 2.4 shows the schematic
two-dimensional projection of the energy ellipsoids (110)-surface Si conduction band under
uniaxial tensile strain condition applied along [100]. The splitting between ∆2 and ∆4 valleys
reduces intervalley scattering and repopulates the fourfold valley, which results in a lower
conduction effective mass along [100] [46, 47]. Therefore, the electron mobility is enhanced in
(110) oriented Si wafers when a tensile strain applied in the [100] transport direction. In the
case of the valence band, the mechanism of hole transport under tensile strain has not been
completely understood. However, it is expected that the heavy hole energy level decreases
in respect to the light hole energy level in contribution to the confinement effect in inversion
regime (figure 2.6). According to the anisotropic effective mass behavior of holes in (110)
surface unstrained Si channel, it is expected that the hole mobility has a peak value along
[110] direction and a minimum value in [001] direction [48, 49].
2.5 Summary
In summary, this chapter briefly reviewed the effects of strain on the bandstructure and on
the transport properties of Si and SiGe channel materials. It was shown that one needs to
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choose the proper strain type for achieving the desired improvement in mobility and ballistic
velocity. These improvements stem from reductions of both phonon scattering and effective
mass. Biaxial strain is more effective for band splitting, while uniaxial strain is more effective
for band warping. The chapter reviews the characteristics of different types of strain and
material systems that will be explored in the next chapters: biaxial and uniaxial tensile
strained Si (100) (chapter 3 and 4), uniaxial tensile strained Si (110) (chapter 3) and biaxial
and uniaxial compressive strained SiGe (100) (chapter 3 and 4).
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Figure 2.5: Ideal substrate for advanced CMOS. The uniaxial tensile strained Si is
used for the NMOS NW transistors, while the uniaxial compressive SiGe with relatively
high Ge content (>50 %) is used for the PMOS NW. Note that the starting substrate
is SSOI.
Comparing biaxial and uniaxial tensile strained Si (100), uniaxial strain achieved by
means of patterning of SSOI to NWs is the most promising structure for beyond 22 nm
nodes NMOS, offering simultaneously reduced inter-valley phonon scattering (improved mo-
bility), reduced effective mass (improved carrier velocity) and superior electrostatic control.
This method has the advantage to be fully compatible to the mainstream Si processing
technology. Uniaxial tensile strained Si (110) is a viable solution for increasing the low hole
mobility observed in uniaxial tensile strained Si (100). However, even higher hole mobil-
ity and ballistic velocity are achieved using biaxial and uniaxial compressive strained SiGe
channels with relatively high Ge content (>50 %). Particularly, the uniaxial case provides
the highest velocity enhancement. For aggressively scaled transistors, a promising approach
for the PMOS is to use uniaxially relaxed NWs patterned on biaxial compressive strained
SiGe layers pseudomorphically grown on SOI.
Presently, for high performance CMOS, Si and SiGe NWs under uniaxial tensile and
compressive strains, respectively, seem most promising, offering high carrier velocities, ex-
cellent electrostatic control and good manufacturability (figure 2.5). Both structures can be
patterned on biaxially strained SiGe grown on a SSOI wafer, followed by selective etching of
SiGe for the sSi channel formation.
The following chapters will explore different physical aspects of strained Si and SiGe on
insulator technologies: from material sciences to nanoelectronic devices.
20 Chapter 2. Strained Si/SiGe for high mobility channels MOSFET
Chapter 3
Virtual Substrates for SSOI
Fabrication
3.1 Introduction
This chapter explores innovative approaches for strained Si fabrication using thin Si/SiGe
virtual substrates. First, the fabrication of biaxially tensile strained Si based on ion im-
plantation and annealing for the relaxation of thin SiGe pseudomorphic layers is presented.
Based on this concept, this chapter demonstrates novel approaches for fabricating biaxially
tensile strained Si (100) and uniaxially tensile strained Si (110), at wafer level, by either engi-
neering the underlying substrate or by using different implant species. Finally, the relaxation
mechanism is discussed in terms of layer orientation, ion species and substrate configuration.
3.2 Relaxation of virtual substrates by ion implanta-
tion and annealing
Compressive strained SiGe films can be pseudomorphically grown on Si substrates up to a
certain critical thickness. Above this critical thickness the formation of dislocations becomes
energetically favorable and the film starts to relax [50]. Experimentally, fully strained films
can be grown beyond the critical thickness in the so called metastable regime if the growth
parameters are properly tuned, for example, by lowering the growth temperature [51].
The fabrication of tensile strained Si requires a complex process since high quality relaxed
SiGe wafers are difficult to obtain. Also, the lower thermal conductivity of SiGe compared
to Si compromises the substrate performance for device applications. A feasible solution was
proposed by growing a thin strained Si cap over a virtual substrate, which consists of relaxed
SiGe layers grown on Si wafers. However, the relaxation of the SiGe layer during growth re-
sults in large number of dislocations that interact and penetrate through the epilayer, which
is detrimental for applications in electronic devices. For this reason, a number of different
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approaches have been used to fabricate high quality virtual substrates.
The standard process comprises the growth of a series of low mismatched interfaces and
increasing the Ge concentration gradually [52]. Once the target Ge content is reached, a
strain-relaxed SiGe with constant Ge content is overgrown followed by an ultra-thin Si cap,
which is in biaxial tensile strain state. The compositional grading promotes propagation
while suppressing nucleation of dislocations, resulting in a reduced amount of defects (∼104
cm−2). The thickness of the complete stack is usually in the order of 5-10 micrometers, lead-
ing to two significant problems: First, CMOS devices fabricated on such thick buffer layers
suffer from self-heating, because the thermal conductivity of the SiGe layers is significantly
lower than for the case of bulk silicon or bulk germanium (e.g., Si0.8Ge0.2 has a thermal con-
ductivity of 5.1 Wm−1K−1 compared to Si of 140 Wm−1K−1 and 70 Wm−1K−1 for Ge [31]).
Secondly, the surface roughness is in the order of ∼100 nm, requiring chemical-mechanical
polishing (CMP) treatment of the constant Ge content SiGe layer prior to the strained Si
epitaxial deposition.
An efficient method for fabricating sSi using an ion beam technique was invented at the
Forschungszentrum Ju¨lich in Germany. The technique comprises the pseudomorphic growth
of a thin cubic Si/strained SiGe/bulk Si heterostructure, and subsequently implanting He+
or H+ ions below the SiGe/bulk Si interface followed by thermal annealing. It has been
demonstrated that the technique produces high quality thin strained Si (∼5 nm) on relaxed
SiGe layers [53–55]. This concept is based on the creation of overpressurized He filled cavi-
ties of platelet shape in the ion implanted region underneath the SiGe/Si interface during an
intermediate stage of annealing. These defects eject interstitial dislocation loops that glide
to the SiGe/Si interface. Here, one segment of each loop is hold at the interface as a misfit
dislocation (MD) segment while the other is driven by the stress through the SiGe layer to
the surface forming by two threading dislocations (TDs). The motion of the two TDs in
opposite directions results in an extension of the MD segment leading to strain relaxation
of the SiGe layer [56]. The generation of dislocation loops by overpressurized He platelets
has been observed in Si [56] as well as in SiC [57] after He+ implantation and subsequent
annealing. Note that platelet shaped He cavities tend to decay into small spherical cavities
in a late evolution stage usually reached during annealing [58].
It is important to highlight that strain relaxation of pseudomorphically grown SiGe layers
on Si can be achieved by pure thermal annealing if the thickness and the strain of the layer
are sufficiently large to form moving TDs. The disadvantage of the thermal relaxation pro-
cess relates to non-uniform nucleation of half loops at the surface of the SiGe layer, leading
to poor crystal quality. As a result, strong inhomogeneity of relaxation is observed and a
high defect density is formed in the layers.
The ion implantation assists a well-distributed formation of dislocations, resulting in a
homogeneous relaxation. Once the implantation parameters are optimized, the uniform dis-
tribution of formed dislocations increases the probability of annihilation of TDs with opposite
Burgers vectors, thus decreasing the defect density of the relaxed layer significantly.
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3.3 He-implanted Si/δ-Si:C/Si(100) substrates
The He+ ion dose and annealing process have to be optimized. At low doses, undesirable
strain fluctuations have been found in the relaxed layer due to low spatial density of dislo-
cation sources. In the opposite case, at high doses, even if the high density of He cavities
provides a relatively regular array of dislocation sources, their broad depth distribution (fig-
ure 3.1(a)) favors mutual dislocation loop blocking. This limits the effective injection of
mobile dislocation loops into the SiGe layer and, consequently, its degree of strain relax-
ation.
In this section, a method to increase the efficiency of SiGe layer relaxation by He+ ion
implantation and annealing is presented. Preferential nucleation of He platelets along a
δ-impurity layer grown below the SiGe layer in the Si substrate results in planar localiza-
tion and homogenization of dislocation loop sources inducing a more uniform distribution of
misfit dislocations.
Figure 3.1: Schematic of the He cavity distribution forming in the Si substrate without
(a) and with (b) an epitaxial δ-Si:C layer. The presence of the δ-Si:C layer changes the
broad depth distribution of the He platelets (a) to a localized, uniform and aligned one
(b).
Two effects are essential: (1) local enhancement of He cavity nucleation at a δ-layer, and
(2) suppression of cavity nucleation in its surroundings. The first effect can be realized either
by reducing the energy associated with cavity formation or by creating additional volume
for He accumulation. A reduction of the cavity surface energy (determined by matrix atom
binding energies) is obtained by locally alloying Si with Ge, e.g. by growing a SiGe or
Ge δ-layer [59]. However, this approach has the disadvantage of reduced effective lattice
volume required for the accumulation of He atoms. A more genuine approach is the use
of a Si:C layer embedded in the Si substrate. Recently, the effects of interstitial C on the
helium-induced cavities in carbon implanted silicon during high-temperature annealing have
been described [60]. D’Angelo et al. have discussed the role of substitutional C on cavity
formation at high irradiation conditions. The authors interpret the enhancement of cavity
nucleation in relatively thick layers (20 nm) as a consequence of the strain induced by the
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C incorporation in the Si lattice [61]. However, applications require a detailed experimental
and theoretical analysis of the effect of enhanced cavity nucleation along embedded SiGe
(Ge) or Si:C layers on the relaxation process of SiGe layers, not available up to date.
This section describes the use of a buried ultrathin Si:C layer (δ-Si:C) on the Si(100)
substrate to improve the relaxation of epitaxial strained SixGe1−x structures. The goals
are to optimize the process parameters with respect to the strain relaxation of SiGe layers
and the quality of the heterostructures, and to propose a mechanism of localized He cavity
formation in the buried δ-Si:C layer.
180 nm thick strained Si0.77Ge0.23 layers were grown on 200 mm p-type wafers of pure Si
(001) and on wafers containing a single epitaxially grown δ-Si:C (then buried) layer. The
δ-Si:C layer had a targeted substitutional carbon concentration of about 1 at % and a layer
thickness of 2 nm. Pure Si spacers of thicknesses hSiC = 100, 150 and 200 nm were deposited
before the growth of the Si0.77Ge0.23 layer. All structures were grown at IMEC Leuven by
chemical vapor deposition in an ASM EpsilonR© production tool. The SiGe layers were
capped with 6 nm Si layers which become tensely strained by plastic strain transfer during
the relaxation of the SiGe layers [62]. A tensile stress of about 1 GPa was obtained in the
top Si layer for a degree of relaxation of 70 % of the SiGe layer.
Figure 3.2: Comparison of relaxation degrees of 180 nm Si0.77Ge0.23 layers obtained by
He implantation and annealing in the presence (squares) and absence (triangles) of Si:C
layers for different layer positions hSiC and implantation depth hp = hSiC (optimum
case) as a function of He+ implantation dose.
The heterostructures were implanted at room temperature with He+ ions to doses between
7×1015 ions/cm2 and 2×1016 ions/cm2 using energies such that the projected range, Rp, is
located above, below and at the δ-Si:C layer position. For easier data presentation, we use the
mean ion distribution depth, hp, counted from the SiGe/Si interface, hp= Rp-(hSiGe + hSi),
where hSiGe and hSi are the SiGe and Si cap layer thickness, respectively. After implantation,
samples were annealed in a rapid thermal annealing system at a temperature of 850˚ C for 600
s in inert atmosphere. Reference wafers without the additional δ-Si:C layer were processed
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at the same conditions. The degree of relaxation of the SiGe layers (RSiGe) was measured
by Raman Spectroscopy using a 415 nm wavelength and low laser power density.
The relaxation degrees of the Si0.77Ge0.23 layers with and without the δ-Si:C layers grown
at hSiC = 100, 150 and 200 nm below the SiGe interface, are shown in figure 3.2 as a function
of the He implantation dose, for the case of hSiC = hp. For all the implanted samples, the
δ-Si:C layer induces an average increase of about 20 % of the SiGe relaxation degree with
respect to the reference wafers. We attribute this relaxation increase to an enhanced cavity
nucleation in the δ-Si:C layer due to an increase of the volume available for He atoms on
the 6 octahedral interstitial sites nearest to each substitutional C atom (note that, with an
atomic volume of 5.68 A˚3, C atoms are small compared to Si matrix atoms having an atomic
volume of 20 A˚3).
Figure 3.3: XTEM image of a 180 nm Si0.77Ge0.23 layer relaxed by a 40 keV implan-
tation of 1.3×1016 He+ ions/cm2. The inset shows a magnification of a double cavity
layer formed adjacent to the δ-Si:C layer.
It is useful here to discuss the proper choice of the intrinsic parameters of the δ-Si:C
layer, the C-concentration, x, and the layer thickness, dSi:C , assuming that, for the low
implantation doses used in the present experiments, the major part of substitutional C atoms
is conserved in the layer after the He+ ion implantation. Localization of cavity nucleation may
be considered to become optimal when, before nucleation occurs, a diffusing He interstitial
atom penetrating the layer from outside has a significant probability for getting trapped
close to a C atom even in the middle of the δ-Si:C layer. This qualitative condition may
be quantified by requiring that the mean He diffusion length in the δ-layer is about half of
the layer thickness, ldiff ≈ dSi:C/2. In a continuum diffusion approach, the mean diffusion
length in a medium containing sinks is given by ldiff = 1/k where k
2 is the strength of the
sinks [63]. Approximating the octahedron formed by the 8 interstitial sites around each C
atom by a spherical sink of trapping radius rtr = a/2 where a is the lattice constant, and
using k2 = 4rtrNtr, where Ntr = NC = 8x/a
3 is the number density of traps (C-atoms), we
may write
D =
dSiC
2ldiff
≈ 2√pixdSiC
a
≈ 1 (3.1)
For D < 1, the Si:C layer is not efficient for He cavity localization while for D > 1,
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separate cavity layers must be expected to form at each side of the Si:C layer. The latter
situation is confirmed by the XTEM image of a sample with a δ-Si:C layer 200 nm below
the SiGe/Si(100) interface, presented in figure 3.3. In the figure inset, locally double cavity
layers formed at the δ-Si:C layer position are exemplified. This result indicates that our
samples do not fully satisfy the condition for ideal localization of cavity nucleation defined
by equation (1) which would also fit to the value of D = 1.85 > 1 obtained using in equation
(1) dSi:C = 2 nm and the targeted value for x.
(a)
(b)
Figure 3.4: Relaxation degree of Si0.77Ge0.23 layers as a function of implantation dose
for the non-optimum conditions: hSiC 6=hp: (a) hSiC>hp and (b) hSiC<hp. Full and
empty symbols correspond to hSiC=100 and 200 nm for various hp depths, respectively.
Trapping of diffusing He interstitial atoms in the δ-Si:C layer is associated with a reduc-
tion of the He concentration in regions adjacent to the layer. This results in a reduction of
cavity nucleation and dissolution of initially formed cavity embryos in the surroundings of
the layer which manifests itself in depleted zones (DZs) at both sides of the layer [57]. The
temporal evolution of the width w of these zones depends on the implanted He concentration,
cimplHe , and the annealing temperature, T, as [57]:
wdw
dt
≈ DHe(T )c
impl
He (T )
cimplHe
, (3.2)
where DHe(T ) is the diffusivity and c
impl
He (T ) is the concentration of interstitial He in
Si (He in solution). According to equation 2, the final width of the DZ can be controlled,
via cimplHe (T ), by the He-implantation dose and, via DHe(T ) and c
impl
He (T ), by the annealing
temperature. In the ideal case, the total width of the two depleted zones at both sides of
the δ-Si:C layer (plus the δ-Si:C layer width) equals the He distribution profile.
Results for the relaxation degree of SiGe layers obtained for He implantation at depths
different from the positions of the δ-Si:C layers (hSiC 6= hp) are presented in figure 3.4(a).
3.4. Si+ ion implantation for strain relaxation of pseudomorphic
Si1−xGex/Si(100) heterostructures
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For hSiC > hp, where most of the He distribution profile is positioned between the SiGe/Si
interface and δ-Si:C layer, the relaxation degree of the SiGe layers is only somewhat lower
but less sensitive to the increase of implantation dose than under optimal conditions. In
the present case, the interface also acts as a He-gettering site similar to the δ-Si:C layer.
We have previously reported [64] that, despite of a high relaxation degree of the SiGe layer,
cavities at the interface act as obstacles against the propagation of TDs, thus leading to a
dose independence of the relaxation process but also to a strong decrease of the crystalline
quality of the relaxed SiGe layer.
For hp>hSiC , the effect of the δ-Si:C layer becomes significant if the implanted He volume
density is sufficiently large at the δ-Si:C layer position. Calculations using the SRIM sim-
ulation code [65] for the doses applied in this work yield for hSiC=100 nm and hp=200 nm
densities of 1 to 2×1020 He/cm3 at the δ-Si:C layer position, which are known to be sufficient
for He cavity nucleation at interfaces [64, 66]. For hSiC=100 nm and deeper implantation
hp=300 nm, only the high dose implantation of 2×1016 ions/cm2 fulfills this condition; the
low doses result in He densities below 3×1019 atoms/cm3. These estimates explain the lower
degree of relaxation of the SiGe layer for the case of lower dose and deep implantation, as
shown in figure 3.4(b). In addition, for a deeper δ-Si:C layer position, the reduction of the
elastic image force pulling the dislocation loops formed at the δ-Si:C layer toward the sample
surface decreases the SiGe relaxation degree to similar values obtained in the absence of the
δ-Si:C layer.
In conclusion, the optimization of the conditions for efficient relaxation and layer qual-
ity is studied with respect to the position of the Si:C layer and the process parameters.
Relaxation degrees up to 85 % are obtained for Si0.77Ge0.23 layers.
3.4 Si+ ion implantation for strain relaxation of pseu-
domorphic Si1−xGex/Si(100) heterostructures
The implanted ions used for the relaxation of strained SiGe virtual substrates are not re-
stricted to He+ and H+. The disadvantage of such processes is that relatively high doses
(∼1-2×1016 ions/cm2) are required for achieving strain relaxation, leading to long implanta-
tion times and thus limiting throughput of wafers in production. Also, this method induces
the formation of voids in the underlying silicon. Potentially, any implanted ion species that
induces excess of interstitial atoms after Frenkel pair annihilation during thermal annealing
can be used to relax pseudomorphic thin SiGe layers grown on Si. However, for microelec-
tronic applications, it is important to choose the ions such that contamination or unintended
doping are avoided.
Holla¨nder et al. proposed Si+ ion implantation into the Si substrate followed by anneal-
ing for the purpose of strain relaxation of pseudomorphic SiGe layer grown on SOI material
[67]. The reported experiment was primarily aimed on demonstrating the potential of Si+
implantation for strained SiGe layer relaxation. Compared to strain relaxation by He+ ion
implantation, the required Si ion doses are about two orders of magnitude smaller (∼1-2×1014
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ions/cm2), therefore allowing shorter implantation times. In the case of He, interstitial type
dislocation loops are formed upon pressure relaxation of He filled cavities during annealing.
In the case of Si implantation, dislocation loops form from {311} defects during annealing.
In the present section, the mechanism of strain relaxation of SiGe layers by Si ion implan-
tation and annealing is systematically studied. To this end, a series of Rutherford Backscat-
tering Spectrometry/Channeling (RBS/C), Raman spectroscopy and transmission electron
microscopy (TEM) experiments are carried out in order to investigate the dependence of the
degree of relaxation of SiGe layers with different Ge content on Si+ ion implantation energy
and dose.
Figure 3.5: Simulated profiles of (a) Si+ ion distribution and (b) vacancy distribution
in a 150 nm Si0.74Ge0.26 layer for implantation energies of 55 keV (D < 0) and 180
keV ( D > 0), where D is the medium ion projected range measured from the SiGe/Si
interface.
Pseudomorphic Si cap/SiGe layers were grown on 200 mm Si(100) wafers by CVD. The
SiGe layer thickness, hSiGe was kept below the metastable critical thickness for pseudomor-
phic growth on Si substrate depending on the Ge content as follows: 180 nm Si0.8Ge0.2, 150
nm Si0.74Ge0.26 and 140 nm Si0.71Ge0.29. The thickness of the Si-cap layer was kept as thin as
6 nm in order to a simultaneous relaxation of the SiGe layer and strain buildup in the Si-cap
layer. Since one cannot necessarily assume that the optimal implantation depth is the same
as for H+ or He+ ion implantation (into the Si substrate below the SiGe/Si interface), this
section examines and compares the effects of Si+ implantation into the SiGe layer, at the
SiGe/Si interface as well as into the Si substrate.
Si+ ion implantation was performed at room temperature, with different energies chosen
such that the medium ion projected ranges (Rp) correspond to certain selected distances
from the SiGe/Si interface, D = Rp − hSiGe. For the relation between Si+ implantation
energy and the implanted Si distribution the simulation software SRIM2008 was used [65].
Figure 3.5 shows, as examples, the results of simulations of 55 keV and 180 keV Si+ ion
implantation into 150 nm thick Si0.74Ge0.26/Si(100). The Si ion and vacancy distribution
profiles are shown in figure 3.5(a) and (b), respectively.
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Ge content (%) SiGe layer thick-
ness (nm)
Energy (keV) Implanted Si dose
(ions/cm2)
20 180 195
1.0×1014
1.5×1014
26 150
55
5.0×1013
8.5×1013
1.0×1014
1.5×1014
120
4.0×1013
7.0×1013
8.5×1013
1.0×1014
1.15×1014
180
8.5×1013
1.0×1014
1.5×1014
29 140
110
8.5×1013
1.0×1014
180
8.5×1013
1.0×1014
Table 3.1: List of Ge content and thickness of SiGe layers considered, together with
implantation parameters (energies and doses) applied.
The Si+ ion implantation dose (fluence) is varied between a lower limit of 4×1013 ions/cm2
leading to a small strain relaxation effect and an upper limit of 1.5×1014 ions/cm2 charac-
terized by substantial amorphization. In Table 3.1, the implantation energies and doses
considered for three combinations of Ge content and thicknesses of the SiGe layers are listed.
After implantation, the wafers were annealed in inert atmosphere by standard rapid thermal
processing (RTP) at different temperatures.
The crystalline quality of the SiGe layer after the relaxation process was systemati-
cally analyzed using Rutherford Backscattering Spectrometry in the ion channeling mode
(RBS/C). The degree of crystallinity is evaluated by the minimum yield of backscattered
He+ ions below the surface peak signal defined as the ratio of the intensity of the random
and aligned spectra.
A detailed description of this technique was reported by Feldman et al. [68]. The Ge
atomic fraction was determined by simulating the RBS spectra using the RUMP code [69].
RBS/C measurements were performed using a Tandetron accelerator with 1.4 MeV He+ ions
using a backscattered angle of 170˚ .
The elastic strain in the Si1−xGex epilayers was measured by Raman spectroscopy. For
detailed information on the layer morphology the sample were characterized by TEM and
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(a)
(b)
Figure 3.6: (a) Channeling spectra of a 150 nm thick Si0.74Ge0.26 layer implanted
with 55 keV Si+ ions to doses of 5×1013 ions/cm2 (full green triangle line), 1×1014
ions/cm2 (full red circle line) and 1.5×1014 ions/cm2 (full blue square line) and post-
annealed at a temperature of 850˚ C for 600 seconds. The random (black dashed line)
and channeling (black full line) spectra of the as grown sample are shown for reference.
(b) Dark field XTEM image of sample presented in left (a). Residual dislocation loops
formed in the SiGe layer are marked by white arrows, while the black arrows indicate
TD arms blocked in the Si cap layer.
plane-view TEM using a JEOL 4000 FX microscope.
In order to establish a systematic sequence for the experiments and discussions, three
different situations, regarding the implantation depth are first discussed: in section A, Si ion
implantation into the epitaxial SiGe layer (D < 0), in section B, Si ion implantation at the
SiGe/Si(100) interface (D = 0) and in section C Si ion implantation into the substrate (D
> 0). In the section D, these situations are analyzed with respect to the strain induced into
the Si cap layer during SiGe layer relaxation. Subsection F summarizes the influence of the
Ge content on the Si ion implantation dose required for an efficient relaxation process.
A. Silicon implantation into the SiGe layer (D < 0)
Figure 3.6(a) shows the RBS/C spectra of 150 nm Si0.74Ge0.26 layers, strain relaxed
by 55 keV Si+ ion implantation (D∼-70 nm) at different doses followed by a 850˚ C, 600s
anneal.
The lowest applied implantation dose of 5×1013 ions/cm2 yields an insufficient relaxation
degree of only R = 49 % and a low crystal quality characterized by a channeling minimum
yield of χmin = 6.2 % which is significantly higher than the value of min = 4 % for the as
grown sample (black solid line). Implantation of 1×1014 ions/cm2 results in an acceptable
relaxation (R = 77 %) with a similarly low layer quality (χmin = 6.4 %). At the highest
applied dose of 1.5×1014 at/cm2, the SiGe layer is heavily damaged.
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Figure 3.7: Channeling spectra of a 150 nm thick Si0.74Ge0.26 layer implanted with
120 keV Si+ ions to 8.5×1013 (red), 1×1014 (blue) and 1.15×1014 ions/cm2 (green) for
the as implanted (empty symbols) and post-annealed at 850˚ C for 600 seconds (full
symbols). The random (black dashed line) and channeling (black line) spectra of the
as grown sample are shown for reference.
Annealing at 850˚ C for 10 minutes results in a recovery of its crystallinity, even though
only to χmin = 9.8 %, and very efficient relaxation (R = 92 %). Hence, independently of the
implantation fluence, at negative D values, the layer quality is always poor. This observation
is confirmed by TEM images showing residual dislocations loops (typically of interstitial type)
in all the analyzed samples, as exemplified in figure 3.6(b).
B. Silicon implantation centered at the SiGe/Si(100)interface (D ∼ 0)
Implantation close to the SiGe/Si(100) interfaces induces defect areas at both sides
of the interface. In this case one could imagine that loops are formed in the substrate and
glide to the close-by interface, similar as in the case of H+/He+ implantation [56], and that
the extension of the loops through the SiGe layer would be supported by the defects there.
In figure 3.7, [100] channeling spectra of 150 nm thick Si0.74Ge0.26 implanted with 120
keV Si+ ions and annealed at 850˚ C for 600 seconds are compared with those of unimplanted
samples. At this implantation energy, D is approximately zero and the implantation
indeed induces defect regions at both sides of the SiGe/Si(100) interface as intended. The
lowest applied implantation dose of 4×1013 ions/cm2 yields virtually no contribution to the
relaxation of the strained SiGe layer. An increase of the dose to 7×1013 ions/cm2 increases
the relaxation to a still insufficient value of only R = 47 %. Further increase of the fluence to
8.5×1013 ions/cm2 and 1×1014 ions/cm2 (square and circle lines) increases strain relaxation
to R = 77 % at crystalline high quality characterized by low minimum yields of χmin =
4.2 % and χmin = 4.4 %, respectively. For an even higher implantation fluence of 1.15×1014
ions/cm2, the SiGe layer is relaxed by R = 73 % but has a low layer quality characterized
by χmin = 6 % (up-triangle line). This dose dependence of the relaxation degree reveals a
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very strong dose sensitivity of the relaxation process which has not been observed for SiGe
relaxation by He+/H+ implantations [64].
Figure 3.8: XTEM image of 150 nm thick Si0.74Ge0.26 after 120 keV Si
+ implantation
(D ∼ 0) at (a) 8.5×1013 ions/cm2, (b) 1×1014 ions/cm2 and annealing at 850˚ C for
600 sec. In figure 3.8(b) residual dislocation loops in the SiGe layer (marked by white
arrows) not efficient in the relaxation process are observed.
The dark field XTEM images of 150 nm thick Si0.74Ge0.26 samples implanted at D ∼ 0,
presented in figure 3.8 show strong contrast at the SiGe/Si interface indicating the formation
of misfit dislocations. For an implantation of 8.5×1013 ions/cm2 (figure 3.8(a)) no residual
dislocation loops are observed in the SiGe layer. In contrast, at 1×1014 ions/cm2, residual
loops pinned in the SiGe layer can be seen in figure 3.8(b) confirming that relaxation is
indeed associated with dislocation loops. No {311} defects were observed in the SiGe layers,
suggesting that dislocation loops form there directly by self-interstitials condensation during
annealing, i.e. without {311} defects as intermediate defects [70]. The threading dislocation
(TD) density measured by plan-view TEM showed the lowest values of 3-4×107/cm2 for Si
implantation of 8.5×1013 ions/cm2. This TD density is higher than the obtained using He+
ion implantation where for an optimized process values of 6×105/cm2 have been measured
[54, 71].
C. Silicon implantation into the substrate (D > 0)
Following the same strategy as in the subsections A and B, Si+ ions were implanted
with a high energy of 180 keV into Si below 150 nm thick Si0.74Ge0.26 layers (D ∼ 80 nm).
The implantation dose was chosen such that a sufficiently high density of {311} defects is
produced in Si assuming that this would result in a sufficiently high density of dislocation
loops active for strain relaxation.
At this implantation energy, the dose of 8.5×1013 ions/cm2, which gives the best result
for 120 keV implantation, yields only a relaxation of 35 %. Increase of the dose to 1×1014
ions/cm2, where the top of SiGe layer still remains crystalline during implantation, results
in a steep increase of relaxation degree to 78 %. The low channeling minimum yield χmin =
4.1 % indicates a high crystalline layer quality for this dose. Further increase of the dose to
1.5×1014 Si+/cm2 is associated with amorphization during implantation as shown in figure
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Figure 3.9: Channeling spectra of 150 nm Si0.74Ge0.26 layers after 180 keV 1.5×1014
ions/cm2 implantation and different RTP annealing temperatures. The random (black
dashed line) and channeling (black solid line) spectra of the as grown sample are shown
for reference. In the legend, the minimum yield and the layer relaxation degree is given
for every annealing condition.
3.9 where the channeling spectrum after implantation approaches for part of the layer the
random spectrum of the as grown sample.
Figure 3.10: (a) XTEM image of 150 nm thick Si0.74Ge0.26 after 180 keV Si
+ im-
plantation at 1.5×1014 ions/cm2 and RTP annealing at 750˚ C for 300 s indicating the
amorphized region of the SiGe layer and the {311} defects formed in the Si substrate.(b)
XTEM image of 150 nm thick Si0.74Ge0.26 after 180 keV Si
+ implantation at 1.5×1014
ions/cm2 and RTP annealing at 850˚ C for 600sec.
After 300 s anneal at 750˚ C, the lower part of the SiGe layer is severely damaged. This is
also confirmed by the XTEM micrograph in figure 3.10(a) where, in addition, the formation
of {311} defects in the Si substrate is observed. The SiGe layer recovers its crystallinity with
increasing annealing temperature and time. After 850˚ C RTP annealing for 600 seconds the
layer is fully recrystallized and relaxed by 80 %. However, the channeling minimum yield of
χmin = 6 % indicates a poor crystalline quality, in agreement with the high defect density
observed in the XTEM micrograph shown in figure 3.10(b). Moreover, figure 3.10(b) proves
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loop formation in the SiGe layer and the conversion of the {311} defects in the substrate
into dislocation loops. Annealing at 950˚ C reduces the channeling minimum yield to 4 %
and results in 88 % relaxation of the SiGe layer. However, recystallization induced layer
relaxation and Ge out-diffusion into the Si cap, occurring at such high temperatures, are
undesirable. In the case of 850˚ C annealing the maximum Ge interdiffusion into Si cap is
about 1-2 nm.
The results obtained for the strain relaxation and quality of 150 nm thick Si0.74Ge0.26
layers are summarized in the Table 3.2. For the doses considered, the relaxation degree and
the channeling minimum yield are plotted in figure 3.11 vs. the implanted ion range and Si
implantation dose. The marked areas indicate the implantation parameter sets for which
either efficient relaxation (> 70 %) or good layer quality (χmin < 5 %) are obtained.
In the next section, the results of the measured strain in the Si cap listed in Table 3.2
are discussed.
D. Strain transfer to Si cap layers
Thin Si layer capping is preferred during SiGe material processing. It allows stan-
dard Si cleaning processes, reduces SiGe surface roughness during thermal annealing, and
it can serve as seed layer for optional epitaxial overgrowth. For many nanoelectronic
applications, a thin strained Si layer transferred on a second oxidized wafer is sufficient for
the realization of ultrathin SOI MOSFETs [72].
The mechanism of the formation of a strained Si layer by strain transfer between a Si cap
and a SiGe layer during the relaxation process was previously explained through dislocation
dynamics [55]. Full strain transfer from the relaxing SiGe layer to the Si cap layer was found
up to a critical Si layer thickness of 8 nm. The SiGe layers discussed in this section are
covered by 6 nm thick Si cap layers, which are, therefore, expected to accept the full strain
corresponding to the strain change in the relaxing SiGe layers. In the following the strain
transfer mechanism as a function of the Si ion implantation dose is studied. To quantify the
efficiency of the strain transfer, Buca et al. [55] have defined the ratio of the strain induced
in the Si top layer, to the strain change in the SiGe layer, as the strain transfer efficiency, η.
From Raman spectroscopy, both, the relaxation of the SiGe, and the strain induced in
the Si cap layer and hence the strain transfer efficiency can be deduced [73]. In figure 3.12,
Raman spectra for 150 nm thick Si0.74Ge0.26 implanted with 180 keV Si
+ to three different
doses are presented. The shift of the small peak corresponding to Si vibration modes in the
Si cap layer reveals the tensile strain status in the film. For a SiGe relaxation using a low
Si ion implantation dose of 8.5×1013 ions/cm2, the SiGe degree of relaxation of only 35 %
induces a strain in the Si cap of ε = 0.40 % corresponding to a transfer efficiency η =100 %.
Using a higher Si implantation dose of 1.0×1014 ions/cm2 the SiGe relaxation increases to
78 % but the strain in the Si cap only to ε = 0.72 %, corresponding to η =85 %.
According to the dislocation dynamics model [55], part of the spreading TD arms re-
laxing the SiGe layer cannot overcome the SiGe/Si interface where they form MDs. Figure
3.6(b) shows the result of a 55 keV Si+ implantation to 1×1014 ions/cm2 with some TD arms
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Figure 3.11: Representation of the relaxation degree of the SiGe layer and the chan-
neling minimum yield vs. the implanted ion range (a and c) and vs. Si ion implantation
dose (b and d) for the parameters considered in the paper.
blocked in the Si cap. In the case of a 180 keV Si+ implantation to a high dose of 1.5×1014
ions/cm2, where substantial amorphization/recrystallisation occurs, no strain induced in the
Si cap can be measured.
Also the widths of the Raman peaks provide information on the quality of the strain
relaxation process. The deconvolution of the sSi and SiGe signals does not result in a signifi-
cant change of the width of the Raman peaks for the first two implantation doses, indicating
a uniform strain distribution in the SiGe and sSi layers. For the high dose inducing amor-
phization, both Raman peaks show considerable broadening. This can be attributed to high
stress variations in the SiGe layer and to low quality of both materials.
The same analysis was applied to all other cases (D < 0 and D ∼ 0) discussed in this
section. The experimentally measured strain in the Si cap and the maximum possible strain
corresponding to the relaxation of the SiGe layers are presented in Table 3.2. In conclusion,
using Si ion implantation, 100 % strain transfer is obtained only for the cases with insuffi-
cient strain relaxation. For a very limited parameter window, relaxed SiGe layers useful for
application are obtained with a reasonable strain transfer efficiency of over 85 %.
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Figure 3.12: Raman spectra of Si-Si modes from SiGe and Si cap epitaxial films of
Si/Si0.74Ge0.26/Si (100) heterostructures after 180 keV Si
+ implantation and different
strain relaxation procedures. Spectra for pseudomorph SiGe and bulk Si are shown for
comparison.
E. Influence of the Ge content on the SiGe relaxation
In the present subsection the relaxation parameters are presented as a function of
the Ge content in the SiGe alloy. The analysis is limited to the comparison of parameters
which give the best results, meaning highest relaxation and lowest minimum yield.
Strain relaxation using Si+ ion implantation is particularly desirable for high Ge content
layers (25at. %) where the relaxation process based on He+ ion implantation and annealing
suffers from certain limitations. Pseudomorphic 6nm Si-cap/140 nm Si0.71Ge0.29 layers were
processed using implantation parameters which result in high relaxation and good layer
quality for the Si0.74Ge0.26 layers.
Consequently, in this case D < 0 implantations were discarded. The main results are
presented in Table 3.3. The implantation fluence dependence is not significant at D ∼ 0
inducing about R = 80 %. For deeper implants (D > 0) the 29 % Ge layers need only a dose
of 8.5×1013 ions/cm2 to get the highest degree of relaxation while this dose gives only 34 %
relaxation in the 26 % Ge layer. As previously presented, the 1×1014 ions/cm2 implantation
gives a similar result for 26 % Ge. Layers with a lower Ge content of 20 % require an even
higher implantation dose of 1.5×1014 ions/cm2. The data presented in Table 3.3 indicates
that the dose necessary for an efficient relaxation process decreases with increasing Ge
content in the alloy.
3.4.1 Discussion
In the following subsection, an attempt to rationalize the experimental results is proposed.
Efficient strain relaxation of SiGe layers by Si+ ion implantation combined with satisfactory
strain transfer to Si cap layers and good crystalline quality can be obtained only in a rather
limited range of the relevant sample and implantation parameters.
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Energy
(keV)
Si implan-
tation dose
(ions/cm2)
SiGe relax-
ation degree
(%)
Minimum
Channeling
Yield (%)
Max.
strain on
Si cap (%)
Measured
strain
in Si
cap (%)
Strain
transf. ef-
ficiency
(%)
55
5.0×1013 49 6.2 0.53 0.50 94
8.5×1013 79 * 0.86 0.65 76
1.0×1014 77 6.4 0.84 0.64 76
1.5×1014 92 9.8 1.00 0 0
120
4.0×1013 10 * 0.10 0.10 100
7.0×1013 47 5.1 0.51 0.5 98
8.5×1013 77 4.2 0.84 0.80 95
1.0×1014 77 4.4 0.84 0.71 86
1.5×1014 73 6 0.79 0.52 67
180
8.5×1013 35 * 0.40 0.40 100
1.0×1014 78 4.1 0.85 0.72 85
1.5×1014 82 6.1 0.90 0 0
Table 3.2: Degree of relaxation, channeling minimum yield, maximum possible strain
and measured strain in the Si top layer, strain transfer efficiency for 150 nm thick
Si0.74Ge0.26 as a function of Si ion energy and dose. The RTP annealing parameters for
all cases were 850˚ C for 600 seconds. (* - not measured)
First, a model of strain relaxation of SiGe layers below the amorphization limit is pre-
sented, and then the effects of amorphization/recrystallization on strain relaxation, strain
transfer and sample quality is discussed.
A. Strain relaxation of SiGe layers below the amorphization limit
The most striking feature in figure 3.11 is the high sensitivity of the relaxation de-
gree of SiGe layers to the Si implantation dose. The basic assumption in modeling this
sensitivity is that strain relaxation is due to the formation of dislocation loops acting as
nuclei for strain relaxing misfit dislocations (MDs). This assumption is principally the
same as for strain relaxation by He-ion implantation [56]. In the latter case, however, loops
are emitted by highly pressurized cavities formed by the precipitation of the implanted
He-atoms during annealing, whereas in the present case they result from the condensation
of the excess self-interstitial atoms (SIAs) corresponding to the number of Si-ions implanted
(“+1“-model [74]).
After annihilation of most of the Frenkel pairs associated with ion implantation, the re-
maining excess SIAs form small atomistic clusters which grow by Ostwald ripening during
annealing [75, 76]. Clusters containing more than a few SIAs tend to form planar arrange-
ments. Which type of planar arrangement is the energetically most favorable one, depends
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Germanium con-
tent (at.%)
SiGe layer thick-
ness (nm)
Si implantation
dose (ions/cm2)
SiGe relaxation
degree (%)
D  0
20 180 1.5×1014 74
26 150 1.0×1014 77
29 140 8.5×1013 80
D ∼ 0 26 150 8.5×10
13 77
29 140 8.5×1013 78
Table 3.3: List of SiGe layers (implantation depth, germanium content, layer thick-
ness, dose) which yield the best results (relaxation degree, quality).
on the size of the cluster as well as on the composition of the SiGe system.
The energetically most favorable small size planar cluster in pure Si (< 20 nm) is a rod
like, dangling bond free, arrangement of SIAs oriented along <011> directions on {311}-
planes ({311}-defects) [75]. At larger size (> 20nm) more compact (circular) dislocation
loops are energetically more favorable. In the size range of 20 to 80 nm, faulted Frank par-
tial loops with partial Burgers vector b = a <111>/3 perpendicular to their 111 habit planes
have been observed. Above this size range, such faulted loops tend to transform by shear to
perfect loops with b = a <110>/2 on the same 111 habit planes [76]. In SiGe, {311}-clusters
occur only at low Ge content. For compositions between 20 and 30 % Ge considered in the
present work, only compact (circular) faulted (F) and perfect (P) loops have been observed
depending on loop size [70].
Under a planar compressive stress in SiGe, the 4 fold energetic degeneracy of equivalent
F loop variants is maintained, while the 12 fold degeneracy of equivalent P loops is lifted:
the energy of 8 variants with b in the (001)-plane of the layers is increased while that of the
4 variants with a component of b in [001]-direction is lowered. This implies that a plane
stress in SiGe favors the evolution of P loops with b = a <011> /2, which are, in fact, the
(only) ones contributing to strain relaxation.
In contrast to sessile F loops, P loops are able to glide along their glide cylinders and by
this to lower their interaction energy in the field of the compressive plane stress of the SiGe
layer. In fact, the stress field tends to turn the plane of P loops with b = a <011>/2 from a
{111} plane towards a plane of maximum resolved shear stress, increasing by this the shear
component and the size of the loop. The line tension represents a restoring force against this
loop extending action of the stress field.
The strain relaxation due to Si implantation is constrained by two main conditions [107].
First, the energetic condition for an individual loop to participate in the strain relaxation
process. When the actual loop size of a loop related to the minimum size without inclination
of the loop plane (determined by the number of SIAs in the loop) exceeds a certain critical
value, the loop becomes unstable and starts to extend through the stressed material, shear-
ing and strain relaxing it continuously. The critical loop size depends directly on the line
tension and inversely on the plane stress, which means that for SiGe layers with high Ge
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Implantation dose (ions/cm2) As-grown 8.5×1013 1×1014 1.5×1014
SiGe relaxation degree ( %) 0 35 78 82
SiGe Raman spectra width (cm−1) 4.8 5.2 5.5 7.2
Table 3.4: The relaxation degree and the width of the deconvoluted SiGe signals for
150 nm thick Si0.74Ge0.26 as a function of implanted Si
+ ion dose. The corresponding
Raman spectra are presented in figure 3.12.
content, the critical value reduces. For fully strained epitaxial SiGe layers with Ge content
between 20 % and 30 %, the critical values are about 7 and 5 nm, respectively. Relaxation
of the strain by 70 % to 80 % increases the critical size to values between 30 and 20 nm,
respectively. The loops with diameters between 30 and 50 nm visible in figures 3.2(b) and
3.4(b) for a Ge content of 26 % may thus be considered to be close to criticality after 77 %
relaxation.
The second condition for a substantial contribution of Si implantation to strain relax-
ation is that a significant fraction of the loops evolving in the SiGe layer during annealing
reaches the critical size before loop coarsening ends due to SIA diffusion and escape to the
surface. Coarsening of SIA type dislocation loops in SiGe systems during annealing is due
to conservative Ostwald ripening, i.e. the growth of large loops on the expense of small
ones by emission and re-absorption of SIAs without significant SIA loss to the surface or
into the interior. The condition for realization of the conservative coarsening process is that
the the mean diffusion length between the emission and re-absorption of an emitted SIA is
constrained to the width of the implanted Si. For the present implantation conditions, the
minimum Si doses necessary to reach the critical loop size is estimated on the order of 1014
ions/cm2. Detailed calculations of the above conditions were reported by Buca et al. [107].
Although the latter condition predicts that a continuous decrease of the dose required for
efficient strain relaxation with increasing width of the implantation profile, the experimental
observation shows that the required dose even increases with Rp at large values of Rp. This
apparent contradiction between model and experiment at large Rp is most likely due to the
penetration of the implantation profile into the unstressed Si substrate where the above de-
scribed model for stressed SiGe cannot be expected to be valid.
Differently from SIA-clusters in the stressed SiGe-layer, {311}-clusters as well as F and
P loops develop in the Si substrate in the absence of stress. In the stress free Si, once formed
P loops are not destabilized by stress as in the SiGe-layer.
The situation differs also substantially from the case of loop formation by He implantation
into the Si substrate below the SiGe layer, where suitable P loops are favorably formed and
driven to the Si/SiGe interface by the stress field of highly pressurized cavities [56]. In the
case of Si-implantation, only P loops forming within a narrow Si layer adjacent to the Si/SiGe
interface of the order of the loop size may be considered to be attracted to the elastically
softer SiGe layer. We think that, in fact, only a small fraction of the Si atoms implanted
into the Si substrate are able to contribute to strain relaxation. This would explain why the
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Si-dose required for efficient strain relaxation increases with increasing Si implantation range
when the implantation range exceeds the width of the SiGe layer, i.e. when D > 0. This
reasoning is also supported by the observation by Holla¨nder et al. [67] that the deposition of
a large fraction of the implanted Si in an underlying SiO2 layer does not reduce the degree
of relaxation of the SiGe layer.
B. Impact of amorphization/recrystallization
The main question in the present discussion concerns the role of amorphization and
recrystallization of SiGe layers for strain relaxation, strain transfer and crystalline quality
of the samples. A limiting case expected to occur at very high doses is firstly considered:
complete and homogeneous amorphization of a top region of the sample from an amor-
phous/crystalline interface up to the surface. In this case, ideal epitaxial recrystallization
would sweep out the whole damage including the excess SIAs associated with Si implan-
tation through the surface; amorphization/recrystallization would not contribute to strain
relaxation and strain transfer at all, and, in the ideal case, the quality of the sample would
be restored.
A qualitatively different case is local amorphization/recrystallization of a layer embedded
into crystalline material (SiGe) at both sides. In this case, the system “remembers“ the
excess SIAs associated with Si implantation into the amorphous layer: Upon recrystallization
of the amorphous layer from both sides, these SIAs must be incorporated into the restored
crystal, most likely in the form of dislocation loops. Such loops will contain all the excess
SIAs associated with Si implantation into the amorphous layer-except part of these SIAs
which were able to form one (or more) complete crystalline layer(s) which would, however,
only occur well above the dose level applied here.
Accordingly, strain relaxation by amorphization/recrystallization induced by Si+ ion
implantation is also associated with dislocation loop formation as in the cases of Si+ implan-
tation into permanently crystalline material. There is, however, one important difference:
The loops forming upon amorphization/recrystallization are expected to be concentrated
in a narrow layer around the original location of the maximum vacancy concentration, to
have irregular sizes, to be irregularly distributed and to tend to entangle because of this.
Consequently, the MD network resulting from their extension to the SiGe/Si-substrate
interface will be irregular and, therefore, will be associated with an inhomogeneous residual
stress field in the SiGe layer after its partial relaxation. These arguments are confirmed by
significant broadening of Raman peaks (∆ωSiGe) for the corresponding samples as seen in
Table 3.4 for the Raman spectra presented in figure 3.12. The loops visible in figure 3.2(b)
and 3.4(b) may be considered to be caught in locally less well relaxed regions where they
are locally “critical“. Entangled dislocations in the SiGe/Si-cap interface as seen in figure
3.2(b) hinder themselves from gliding to the surface which results in a reduction of the
strain transfer efficiency and the quality of the samples.
One may conclude that the occurrence of amorphization/ recrystallization does neither
allow satisfactory strain transfer to Si cap layers nor yield good quality of the samples and,
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therefore, should be avoided.
3.5 Uniaxial strain relaxation in He+ ion implanted
(110) oriented SiGe layers
In chapter 2, it was shown that strained (110) oriented Si layers enable to enhance mobility
of both electrons and holes.
Up to now, strained (110) surface oriented SOI has been fabricated at the wafer level
using the Ge condensation technique [77]. In the reported experiment, a thin SiGe layer was
grown on SOI, followed by successive thermal oxidation steps for obtaining Ge enrichment
of the combined layers. As a result, the final strained SiGe layer asymmetrically relaxed,
with formation of high defect density.
In order to achieve tensely strained (011) Si at the substrate level, challenging epitaxial
growth is needed to obtain nearly fully relaxed SiGe virtual substrates [78, 79].
In this section, a method to fabricate pure uniaxially relaxed (011) Si1−xGex virtual
substrates using He+ ion implantation and subsequent annealing is presented. So far, this
method was only applied to (100)SiGe layers [55, 56]. In that case, the dislocation dynamics
governing strain/stress relaxation has a tetragonal symmetry thus inducing symmetrical bi-
axial relaxation. In contrast, asymmetric relaxation of SiGe{100} layers is only possible by
reducing the tetragonal symmetry, for instance by patterning the layer into [110] oriented
stripes [80].
Another way to achieve asymmetric relaxation is to reduce the layer symmetry from
tetragonal to orthorhombic by using a {110}Si layer orientation. Recently, asymmetric re-
laxation of strained {110}Si1−xGex virtual substrates induced by thermal annealing was
evidenced by Elfvin et al. using X-ray reciprocal space mapping [81]. In addition, Moriyama
et al. reported asymmetric relaxation of strained {110}SiGe layers by the Ge condensation
method [77]. In the present section, it is shown that stress relaxation of strained {110}SiGe
layers is not only asymmetric but even uniaxial.
50 nm thick Si0.85Ge0.25 layers were grown by Reduced Pressure Chemical Vapor Deposi-
tion on 200 mm Si(011) and Si(001) wafers at 600˚ C using growth kinetics data of Ref. [79].
The SiGe layers were capped with 5 nm Si layers which may become tensely strained by plas-
tic strain transfer during SiGe layer relaxation as demonstrated for the case of Si/SiGe(100)
heterostructures [80]. Subsequently, (011) and (100) samples were implanted with He+ ion
fluencies ranging from 7×1015 to 1.5×1016 ions/cm2. The ion energies of 10 keV and 15 keV
were chosen such that the mean ion range in the Si substrate, Rp, corresponds to a depth of
50 nm and 100 nm below the SiGe/Si interface, respectively.
Quantitative determination of the strain in thin relaxed heterostructures is a challenging
task. X-ray diffraction has been shown to underestimate strain contributions of low misfit
dislocation (MD) densities and thus to overestimate the asymmetry in patterned structures
[82]. However, ion channeling angular yield scans provide absolute angles between various
crystal directions and allows the deduction of the full strain tensor [83].
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Figure 3.13: Angular channeling scans of as-grown and relaxed 50 nm thick (011)
Si0.85Ge0.15 layers in (a) the [010] and (b) the [111] direction. The corresponding angles
in a cubic Si crystal are shown for reference.
In this section, ion channeling angular yield measurements of the Ge backscattering sig-
nal were performed using a high-precision goniometer and 1.4 MeV He+ ions at a scattering
angle of 170˚ . For (011) samples, the angular scans through the [011] sample normal and the
[010] direction along the (100) plane and, through the [011] and the inclined [111] directions
along the (01-1) plane were selected. Figure 3.13 shows the channeling angular yield scans of
the Ge backscattering signal for a 50 nm thick SiGe (011) layer in the [111] and [010] direc-
tions for as grown and relaxed samples. The scan minima represent the absolute angles θ[010]
and θ[111] between the [011] sample normal and the [010] and [111] directions, respectively.
A systematic derivation and compilation of the relations between changes of angles be-
tween crystal directions and the accessible components of the strain tensor are presented in
the reference [84]. For the orthorhombic (011) layer system and using ([100], [0-11], [011]) as
the coordinate directions, we relate the angle changes ∆θ[010]=θ[010]-θ
cub
[010] and ∆θ[111]=θ[111]-
θcub[111], respectively, where θ
cub
[010] and θ
cub
[111] are the corresponding angles in the cubic crystal,
to the degrees of layer relaxation in the [100] and [0-11] directions as:
R[100] = 1−
[
(
3√
2
)
(1 + ρ[0−11])∆θ[111] − 2ρ[0−11]∆θ[010]]
[0(1 + ρ[100] + ρ[0−11])]
(3.3)
R[0−11] = 1−
[2(1 + ρ[100])∆θ[010] −
(
3√
2
)
ρ[100]∆θ[111]]
[0(1 + ρ[100] + ρ[0−11])]
(3.4)
Here the Poisson type ratios have the values ρ[100] = 2C12/(C11 + C12 + 2C44) = 0.3287
and ρ[0−11] = (C11 + C12 - 2C44)/(C11 + C12 + 2C44) = 0.1811.
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Figure 3.14: The relaxation degree of 50 nm thick (011) Si0.85Ge0.15 layers function of
the He+ implantation dose for (a) Rp=50 nm and (b) Rp=100 nm implantation depths
(in the Si substrate). The biaxial relaxation degree of 50 nm thick (100) Si0.85Ge0.15
layers is shown for comparison.
The principal values of the strain tensor in the [100] and [0-11] directions of (011) the
layer system, [100] and [0−11], are related to the corresponding relaxation degrees by
[100],[0−11] = 0(1−R[100],[0−11]) (3.5)
where 0 is the maximum strain defined by perfect epitaxial connection between the layers
and the substrate and x denotes the Ge atomic content in the layer.
Figure 3.15: PV-TEM of a 50 nm (110)Si0.85Ge0.15 layer after He
+ implantation and
annealing. Only parallel MDs along the [0-11] crystal direction are observed at the
SiGe/Si interface indicating uniaxial strain relaxation in the [100] direction.
Measurements of the as grown (011) sample show angular shifts of ∆θ[010]=0.25˚ and
∆θ[111]=0.26˚ , indicating lattice matched (pseudomorphic) growth, with R
(011)
[100] =0 %, in
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the [100] direction and an initial relaxation of R
(011)
[0−11]= 10 % in the [0-11] direction. The
relaxation degrees of the as grown, thermally relaxed and He+ implanted and annealed
samples are presented in figures 3.14(a) and (b). Thermal annealing at 850˚ C for 10 minutes
induces for non-implanted (011)SiGe layers a degree of relaxation in the [100] direction of
34 %, while no changes were measured for relaxation along [0-11].
He+ ion implantation and annealing results in a significant enhancement of the relaxation
degree. In the case of shallow implantation, i.e. Rp=50 nm, the relaxation degree saturates
at a value of about 64 % for implantation doses equal or superior to 7×1015 ions/cm2
(see Fig. 2a). For deeper implants, i.e. Rp=100 nm, the relaxation efficiency slightly
decreases with increasing implantation dose. Relaxation is indeed maximal, 64 %, for a He+
dose of 7×1015 ions/cm2. Regarding the [0-11] direction, the (011)SiGe layer relaxation is
independent of the implantation energy and dose, remaining constant at the “as grown“
level, i.e. ∼ 10 %.
The results presented above provide clear evidence that (011)SiGe layer relaxation is
purely uniaxial rather than only asymmetric, as reported in the literature [77, 81]. This
observation is confirmed by the plan view transmission electron microscopy (PV-TEM)
image shown in figure 3.15 where only one set of parallel MDs orientated along the [0-11]
crystal direction are observed at the SiGe/Si interface. Regarding the crystalline quality,
channeling measurements in the [0-11] normal direction revealed a minimum yield of only
3 % for the as grown material and 3.7 % for the relaxed samples, indicating that the high
crystal quality is maintained.
The as-grown 50 nm thick SiGe (100) samples were proved to be pseudomorphic. Earlier
experiments showed that efficient biaxial relaxation was obtained for (100)SiGe layers with
thicknesses exceeding 150 nm using a He+ implantation dose of 7×1015 ions/cm2 [80, 82].
As presented in figure 3.14, no strain relaxation is measured, within the experimental
accuracy, for the (100)SiGe layers, independent of the process parameters in the investigated
range. To our understanding, strain/stress relaxation by He implantation and annealing
is due to the generation of dislocation loops from over-pressurized He filled cavities in the
Si substrate below the relaxing SiGe layer. Gliding of these loops to the Si/SiGe interface
and their spreading out through the SiGe layer, results in the formation of a strain relaxing
network of misfit dislocations at the SiGe/Si interface [82]. The general requirement for the
relaxation of a SiGe layer is its shearing along those {111} glide planes which are oblique
to the layer (“active glide planes“), induced by the extension of loops with 〈110〉/2 Burgers
vectors (BVs) oblique to the layer (“active loops“).
In the case of {100}SiGe layers, shearing along the 4 active sets of {111} glide planes,
with the same probabilities, results in the formation of 2 orthogonal sets of strain relaxing
[110] MDs of equal densities as traces of the active glide planes, thus inducing symmetrical
biaxial relaxation. In contrast, in a (011)SiGe layer, for instance, the restriction of shearing
to the 2 active (111) and (-111) glide planes oblique to the SiGe layer results in a restriction
in the formation of MDs to the [0-11] direction. This implies a purely uniaxial relaxation
of the SiGe layer in the [100] direction and a corresponding uniaxial straining of the top Si
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layer.
The symmetry of the layers and their associated dislocation dynamics can, however, not
explain the difference in the relaxation efficiency of {100} and {110} SiGe layers of similar
thickness. This difference is attributed to the anisotropy in the dependence of the critical
thickness for strain relaxation on the elastic strain in the layer. There are two reasons for
such anisotropy:
(1) At given layer thickness, the effective width of the active glide planes intersect-
ing the SiGe layer from the SiGe interface to the surface depends on the layer orientation;
it is larger for {110} than for {100} oriented layers.
(2) At given strain determined by the Ge content in the SiGe layer, the stress, rep-
resenting the driving force for dislocation motion, depends on the layer orientation because
of the elastic anisotropy; it is higher for {110} than for {100} layers.
Therefore, the critical thickness for relaxation, at given strain, is significantly smaller
for {110} than for {100} layers. The 50 nm layer thickness considered here seems to be
subcritical for {100} layers and is obviously supercritical for {110} layers.
3.6 Dislocation dynamics in strained SiGe/Si layers re-
laxation
An overview on the relaxation of pseudomorphic SiGe grown on cubic Si(100) has been
preliminarily introduced in the section 3.2 of this chapter. In this section, a theoretical
approach is presented treating strain relaxation of ion implanted SiGe layers in terms of
the dislocation dynamics involved. Particularly, the anisotropic critical conditions for layer
relaxation are discussed in terms of appropriate dislocation models. In addition, a quality
parameter for efficient strain relaxation is introduced to establish a basis for comparing
theoretical and experimental results. The following treatment was developed with major
support by H. Trinkaus [85].
3.6.1 Anisotropy of critical conditions for layer relaxation
Precise control of dislocation dynamics through process engineering guided by physical mod-
eling can play a key role in the development of high performance virtual substrates for
strained silicon fabrication. In this chapter, it is shown that plastic relaxation of pseudomor-
phic SiGe layers on bulk Si using ion implantation techniques is dependent on the virtual
substrate characteristics as well as on the ion implantation and annealing parameters, and
result in distinctly different strain relaxation and layer quality depending on the specific
parameters. Particularly, the experimental observations on the strain relaxation of thin
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(110) in comparison to (001) SiGe layers described in the section 3.5 suggests a significant
dependence of critical conditions for layer relaxation on the layer orientation.
h
w
glide plane
dislocation line
g
n
b
b
e
g n
(a)
(b)
g n(     .     )=φ n(     .     )=χb
(     .     )=θb e w=h/sinφ
Figure 3.16: (a) Cross section through the layer and the glide plane and (b) view on
the glide plane. The vectors ~n, ~g, ~e and ~b represent the layer normal vector, the glide
plane normal vector, the unit vector along the dislocation line and the Burgers vector,
respectively.
As stated in the subsection 3.2, the fundamental mechanism of layer relaxation consists
in the stress driven glide of two threading dislocation (TDs) in opposite directions along an
appropriate glide plane, extending by this the strain/stress relaxing misfit dislocation (MD)
segment connecting the two TD arms. The film thickness above which strain relaxation
occurs and the kinetics of the process can be derived by considering the energies associated
with a dislocation and the elastic strain, or, equivalently, the forces that act on the dislo-
cation. The driven force for relaxation is due to the misfit strain while the main opposing
force is the line tension of the dislocation (and in case of partial dislocations neglected here,
the stacking fault energy). Other forces opposing to the relaxation such as frictional forces
are negligible at the annealing temperatures used in the relaxation experiments. Figure 3.16
depicts a schematic of the main vectors relevant for the theoretical description of forces act-
ing on strain relaxing dislocations in a lattice mismatched layer.
In a strained crystalline material, the stress induced force per unit length of a dislocation
of Burgers vector ~b is given by the Peach-Koehler formula [86]:
~fg = (σ~b)× ~e (3.6)
The glide of the dislocation is driven by the force components parallel to its glide plane,
~fg, determined by the so called “resolved shear stress“ ~g σ ~b/b,
fg = (~gσ~b)× (~g~e) (3.7)
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The other two components of the vector σ~b define forces perpendicular to the glide plane
and are, consequently, inactive for glide. In equation 3.7, ~g × ~e is a unit vector parallel to
the glide plane and perpendicular to the Burgers vector ~b. Accordingly, the magnitude of
the glide driving force is given by
fg = (~gσ~b) (3.8)
The surface of the layer systems considered in the present work, may be assumed to be
free of external forces, meaning that the stress is planar. In addition, the all layer systems of
interest here, (100), (110), (111), have effectively at least orthorhombic symmetry. In such an
orthorhombic plane stress case, it is useful to decompose the stress tensor into its principal
axes components, σs and σt, parallel and perpendicular to the direction of the (possible)
misfit dislocations (MDs), ~s and ~t, such that equation 3.8 may be written as
fg = σs(~s.~g)(~s.~b) + σt(~t.~g)(~t.~b) (3.9)
Since MDs are defined by the intersection of the glide plane with the interface, ~s and ~t
may be written as
~s =
(~n× ~g)
|(~n× ~g)| ,
~t =
(~n× ~s)
|(~n× ~s)| (3.10)
Because of (~s.~g)=0, the term with σs in equation 3.9 does not contribute to fg. Straight-
forward vector algebra yields for the term with σt in equation 3.9 and thus for fg
|fg| = |Sbσt|, (3.11)
with the “Schmid factor“
S =
∣∣∣(~g.~n)(~b.~n)
b
∣∣∣ = cosφcosχ = cosλ, (3.12)
where φ, χ and λ are the angles between ~g and ~n, ~b and ~n, and ~b and ~t, respectively.
According to equation 3.11, S = 0 and by this fg = 0 if
(1) ~b is perpendicular to the layer plane, i.e. parallel to ~n, since then ~g is perpendicular to
~n, meaning (~g.~n)=0, and
(2) ~b is parallel to the layer plane, i.e. perpendicular ~n, meaning (~b.~n)=0.
Consequently, a finite value of the force fg driving glide requires that the Burgers vector ~b
of the dislocation is oblique to the layer.
An useful application of the above considerations is the discussion of active slip systems
for the nucleation and propagation of dislocations contributing to strain relaxation in
different layer symmetries. The glissile slip systems in diamond cubic semiconductors, such
as Si, are of {111}<110> type. Totally, 24 distinct slip systems (12 unique <110> Burgers
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MD - lines [110] [1-10]
Active glide planes (1-11) (1-1-1) (111) (11-1)
Active Burgers vectors [011] [01-1] [01-1] [101] [01-1] [10-1] [011] [101]
Inactive Burgers vectors [110], [1-10]
Table 3.5: Misfit dislocation lines, active glide planes and Burgers vectors for (100)
oriented layers.
vectors times two {111} planes per Burgers vector) are possible. However, for a specific
layer system, not all of these slip systems will be active. For SiGe/Si(100) heteroepitaxy,
active slip systems, allow two sets of MDs to spread in two <110> directions, thus providing
a biaxial relaxation of the pseudomorphic SiGe layer, as listed in Table 3.5.
In the case of SiGe layers grown on Si(110) oriented surfaces, two of the {111}
glides planes are perpendicular to the layer plane, implying that ~g is orthogonal to ~n
and therefore, both the Schmid factor and the force driving dislocation glide are zero.
Consequently, MDs spreads solely along the [01-1] direction, as displayed in details in
Table 3.6, resulting in uniaxial relaxation of the layer. By applying the active slip sys-
tems displayed in tables 3.5 and 3.6 on equation 3.9, it is straight forward to show that
the force exerted by the misfit strain is the same for both layer orientations; both are equal
to σ/
√
6.
The critical thickness above which dislocations are able to move can be deduced from the
balance of forces acting in the dislocation. The local line tension T per unit length counter-
acts the stress induced force per unit length (equation 3.9) and can be written accordingly:
fT =
T
w
=
(sinφ)T
h
(3.13)
Force balance, fT = fg, yields with aid of equations 3.11 and 3.13 the critical layer
thickness
hc =
( tgφ
cosχ
) T
bσtc
(3.14)
This implies that, if the thickness of the layer h > hc (or σ > σtc), the threading
dislocations extend through the layer, thereby relieving stress. Otherwise, if h < hc (or
σ < σtc), existing TDs may hypothetically roll back, meaning reversible relaxation. The
term Ag =
(
tgφ
cosχ
)
in equation 3.14 depends on the glide characteristics of the layer and thus
on its orientation, as displayed in Table 3.7.
According to the values of Ag given in Table 3.7, the critical thickness for relaxation is
lower for (110) oriented layers. The results from tables 3.5 and 3.6 are in perfect agreement
with the experimental results on the relaxation of SiGe/(110) Si layers by He+ implantation
presented in previous sections. Misfit dislocations propagate exclusively along the [01-1]
direction in the (110) oriented crystal and, in contrast to (100)Si, no cross-hatch is formed
at the surface. Yet, the absence of relaxation for the implanted and annealed 50 nm thin
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MD - lines [1-10]
Active glide planes (111) (11-1)
Active Burgers vectors [1-10] [10-1] [110] [101]
Inactive Burgers vectors [110], [1-10]
Table 3.6: Misfit dislocation lines, active glide planes and Burgers vectors for (110)
oriented layers.
~n (100) (110) (111)
Ag 2 1.41 3.46
Table 3.7: Anisotropy factor of the glide system for different layer orientations.
Si0.85Ge0.15/(100)Si is explained by the influence of the anisotropy of the glide system in the
critical thickness of the layer.
According to equation 3.14, the other crucial parameters controlling the critical thickness,
apart of Ag, are the line tension T of the local dislocation segment and the stress transversal
to the MD-direction σtc. For elastic isotropy, the line tension is given by [86]:
T =
µb2
4pi
1− ν(cos2θ)
1− ν ln
(αw
b
)
(3.15)
where µ and ν are the isotropic averages of the shear modulus and the Poisson’s ratio,
respectively, α is a dislocation core parameter, < cos2θ > with θ = ∠(~b.~b), characterizes the
average over the dislocation type (edge, screw) of the threading dislocation. Appropriate
averaging procedure show that < cos2θ >≈ 0.8 for all layer orientations. Thus, the average
dislocation character is closer to an edge than a screw dislocation type.
As derived above, dislocation glide is solely driven by the principal axes stress component
transversal to the MD-direction σt. For a quantitative treatment, this has to be related to
the two principal axes (residual) strain component parallel and transversal to the MDs, εt
and εs. In linear elasticity (Hooke’s law), the relation may be written as
σt = C˜ttεt + C˜tsεs (3.16)
where C˜tt =
(
Ctt− C
2
nt
Cnn
)
, C˜ts =
(
Cts− CntCnsCnn
)
, and Ctt,..., are the elastic constants in the
orthorhombic referred coordinate system defined by the MDs.
For symmetric strain, where εt = εs = ε, and elastic isotropy, equation 3.16 simplifies to:
σt = (C˜tt + C˜ts) = 2µ
1 + ν
1− ν ε (3.17)
By substituting the right terms of equations 3.17 and 3.15 into 3.14, the critical layer
thickness for symmetric strain and elastic isotropy may be written as:
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εthc =
Ag
8pi
(1− ν(cos2θ))
1− ν bln
(αw
b
)
(3.18)
According to equation 3.18, the product of strain and thickness is approximately equal to
0.15 for (100) layer orientation where Ag = 2. For a general strain in an elastically anisotropic
material, equation 3.16 is used in 3.14 such that:
σthc = (C˜ttεt + C˜tsεs)hc =
AgT
b
(3.19)
With equation 3.15, the product of stress and thickness has a value of about 14 Ag (Pa.m).
As indicated above, existing and well separated threading dislocations are able to spread
across the layer if a certain critical layer thickness or stress is surpassed. The critical product
of stress/strain and thickness as expressed by equation 3.19 must, in fact, be clearly larger
than the critical value at both the start and end of relaxation.
Figure 3.17: Residual strain as a function of the layer thickness. The green line
represents the theoretical model for the ideal critical thickness according to equation
3.18 while the scattered symbols where extracted from the experiments indicated in
the inset.
At the start because of the necessity of dislocation nucleation. At the end because of
dislocation interactions and mutual blocking, associated with “work hardening“, and because
of the inhomogeneity of the MD distribution. Notice that neither dislocation nucleation
nor mutual dislocation blocking or inhomogeneous MD distributions have been considered
in deriving equation 3.19. Consequently, increasing the efficiency of relaxation means to
minimizing these disturbing effects and reducing by this the product of stress/strain and
thickness to low values close to the theoretical critical value given by equation 3.19.
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Layer type Ge content
(at. %)
SiGe layer
thickness (nm)
Relaxation de-
gree ( %)
Q
SiGe/(100)Si
15 400
0 ≈ 15
87 ≈ 2
15-30 (23) 75-250 (180)
0 ≈ 9
20-60 (67) ≈ 3.5
15 50 0 2.6
SiGe/Si/δ-Si:C/(100)Si 23 180
0 11
85 1.7
SiGe/(110)Si 15 50
0/0 3.7
62/0 2.0
SiGe/(100)Si*
20 180
0 9.3
74 2.4
26 150
0 10.0
77 2.3
29 140
0 10.5
80 2.1
Table 3.8: Ratio of real to ideal critical thickness, Q, for beginning and end of re-
laxation calculated for the different implantation experiments. Samples without and
with asterisk were implanted with He+ or with Si+ ions, respectively. The data on
relaxation of SiGe/(100)Si induced by He+ implantation and annealing was extracted
from reference [55]
3.6.2 Comparison between theory and experiment
Figure 3.17 shows the ideal critical layer thickness according to equation 3.18 as a function of
the residual strain in partially relaxed (100) oriented layers in comparison to the experimental
results extracted from the previous chapters. A quality criterion for efficient strain relaxation
can be defined by the ratio Q > 1 of the real to the ideal critical thickness for the general
strain defined by equation 3.19. , which is close to 1 under optimal conditions.
Q =
(C˜ttεt + C˜tsεs)bhc
AgT
≥ 1 (3.20)
Table 3.8 displays Q values for the experimental results presented in this chapter com-
pared to those using the conventional He+ implantation technique for the relaxation of
virtual substrates [55]. Samples were selected from the best results obtained for layer quality
and strain relaxation. For the conventional He+ implanted samples, the relaxation effi-
ciency increases for thicker layers with higher Ge content (higher σ), possibly because the
pseudomorphic thicker layers are in higher metastable growth state [50]. For samples with
comparable thickness (180 nm) and Ge content (20 %), the Si+ implantation enhances the
strain relaxation (Q = 2.4) in respect to the conventional He+ implantation method (Q =
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3.5).
The fundamental difference between the processes lies in the efficiency of the implanted
ions for the conversion to dislocation loops. In the He+ implantation case, the high pres-
sured gas filled cavities formed during annealing induce the formation of dislocation loops
which are required to glide to the SiGe/Si interface so that relaxation can occur [56]. In
this process, inhomogeneous distribution of the dislocation loop sources results in blocking
of gliding dislocation loops that decreases the relaxation yield. Further, strain relaxation is
decreased because of the inhomogeneity of the induced MDs and mutual blockage of moving
threading dislocations. In contrast, in the Si+ implantation method dislocation loops are
directly formed in the SiGe layer and the strain relaxation is constrained only by dislocation
interactions. This hypothesis is supported by the improvement of the He+ implantation
method when introducing the δ-Si:C interlayer, which provides the lowest Q value of 1.7 for
the analyzed experimental observations. This is explained by the planar localization and
homogenization of dislocation loop sources, reducing blocking of gliding dislocation loops
and inducing a more uniform distribution of the misfit dislocations. A significant increase of
the relaxation efficiency can be also obtained using (110) surface oriented virtual substrates,
providing Q = 2. In this case, the strain relaxation is uniaxial and approximately equivalent
using either the He+ or Si+ implantation processes. Enhancement of the relaxation efficiency
(110) oriented surfaces is a direct consequence of the anisotropy of critical conditions for layer
relaxation.
3.7 Summary
Different approaches aimed to improve the strain relaxation process of virtual substrates by
ion implantation and annealing were presented. First, the relaxation degree of SiGe layers
can be increased by introducing a buried δ-Si:C layer in the Si(100) substrates. This en-
hancement is attributed to localization, homogenization and alignment of the He cavities
along the layer plane improving the dislocation dynamics responsible for strain relaxation.
Under optimal implantation conditions, a buried δ-Si:C layer leads to an increase of the
relaxation degree of a He-implanted 180 nm Si0.77Ge0.23 layer by about 20 %, inducing an
elastic stress transfer to the top Si epilayer of σsi = 1.35 GPa.
Further, a method for strain relaxation of SiGe layers based on Si+ ion implantation and
annealing was presented. The most important result is: Efficient strain relaxation of the
SiGe layer combined with efficient strain transfer to the Si cap layer and a good crystalline
quality of the layers are obtained in a narrow parameter window. A good example is 120
keV Si+ ion implantation to a dose of 8.5×1013 cm−2 into the range of the SiGe/Si interface
of a 150 nm thick Si0.74Ge0.26 layer (followed by a 850˚ C, 600s anneal) for which 77 % strain
relaxation of the SiGe layer and 80 % strain transfer to the Si cap layer corresponding to a
strain of 0.84 % was obtained.
In the following section, the theoretical prediction of perfect uniaxial relaxation of
(110)SiGe layers was experimentally confirmed. The pure uniaxial strain relaxation was
attributed to the reduced layer symmetry compared with the corresponding heterostruc-
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tures on Si(100).
Finally, the chapter shows that the anisotropy of the critical thickness vs. stress relation
is characterized by two independent factors, the Schmid factor of the active glide plane and
the sine of the angle between the active glide plane and the layer. A plane stress acts only on
threading dislocations with Burgers vectors oblique to the layer (active TDs). Consequently,
the motion of active TDs along their glide plane allows only uniaxial relaxation in (110) SiGe
layers. Moreover, the critical thickness is smaller for (110) than for (100) surface oriented
layers. The critical condition for relaxation derived from the balance of line tension forces
against stress induced forces must be fulfilled, at both, the start and end of relaxation. The
ratio to the real to ideal critical thickness vs. strain/stress (≥1) is introduced as a quality
parameter for efficient strain relaxation. Application of existing experimental data demon-
strates: reduced values of the real-to-ideal ratio, even close to 1, are obtained for improved
layer relaxation due to the introduction of δ-Si:C interlayer, the use of Si+ ion implantation
and (110) layer orientation.
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Chapter 4
Process platform for strained Si/SiGe
CMOS fabrication
4.1 Introduction
In the last decade, strained Si channels have been implemented as a main approach to reach
the ITRS roadmap requirements for drive currents [3]. However, as the present technological
node approaches the 28 nm and beyond, short channel effects (SCEs) have become a major
challenge of CMOS integration. Engineering the device architecture using fully depleted thin
body SOI and multigate geometries such as trigate or gate-all-around (GAA) nanowire has
been proposed as an efficient mean to reduce SCEs due to their excellent electrostatics [87,
88]. Therefore, the combination of such architectures with high mobility strained channels
is a very promising approach for near future high performance ultimately scaled devices
[27]. Also, this approach could be transfered to strained SiGe layers, which offer higher hole
mobility, thus balancing n and p current drivability of MOSFETs in CMOS inverters
However, the implementation of strained channels and novel device architectures increases
processing complexity. For example, it is critical to recrystallize ion implanted S/D regions in
thin body SOI and Si NW transistors. Also, patterning and ion implantation can significantly
modify the mechanical state of strained layers, thereby impacting transport properties. In
the case of strained SiGe layers and NWs, the processing space is even more limited because
of elastic or plastic strain relaxation.
This chapter address the challenges of strained layers and NW integration into CMOS
technology, accessing the influence of crucial processing steps such as patterning and dopant
ion implantation on the structural and transport properties of strained Si/SiGe layers on-
insulator substrates. In Chapter 3, it was demonstrated that ion implantation and annealing
can be used to relax strained SiGe layers in virtual substrates. In contraposition, the main
goal of this chapter is to access fundamental and technological challenges involved in the
fabrication of doped strained Si/SiGe layers and NWs on-insulator by ion implantation. A
proper analysis of elastic strain, crystalline structure and dopant activation of the patterned
and/or doped strained layers is essential to evaluate its impact on the device performance. As
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stated in Chapter 2, tensile strained Si is beneficial for the NMOS while compressive strained
SiGe improves the PMOS. First, the n-type activation in strained Si layers and nanowires
on insulator is investigated. Further, the design space for p-type dopant activation and
patterning of strained SiGe/SSOI heterostructures are defined.
Figure 4.1: SIMS profiles of 25 nm SSOI layers implanted with 5×1014 ions/cm2:
as-implanted (black) and 1000 C˚ spike annealed (red) superposed on a XTEM image
of the SSOI wafer.
4.2 N-type doping of strained Si layers and nanowires
on insulator
Advances in nanotechnology have empowered the development of innovative devices, with
rapidly increasing packing density and functional complexity. The small size and excellent
material properties of nanowires have led to the demonstration of NW-based electronic,
optical, and bio/environmental sensing devices [89]. A lot of attention was devoted to NW
devices fabricated using a bottom up approach, such as the vapor-liquid-solid growth method
with nanoparticles as catalysts [90]. However, the main problem of bottom up grown NWs
relies in the positioning and alignment of the nanostructures to electrodes, contacts, and
control gates, indispensable for the realization of active devices such as field effect transis-
tors (FETs).
A top down approach simplifies fabrication and processing of NWs since standard inte-
grated circuit technology, without positioning and/or alignment issues, can be used. More-
over, performance boosters such as strained and/or alternative channel materials may be
employed to improve carrier transport. Strained channels were successfully transferred to
the NW architecture concept using local stressor technologies or strained silicon-on-insulator
wafers, providing simultaneously enhanced carrier mobilities, better electrostatic control, and
low power consumption [91–93].
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(a) (b)
Figure 4.2: SEM image of (a) a dense array of patterned SSOI NWs used for the
Raman measurements and (b) TLM structure used for the electrical characterization
of the doped NWs.
Ion implantation is a standard doping technique in semiconductor manufacturing, e.g.,
for source and drain (S/D) fabrication. Also, high performance bottom-up and top-down
Si NWs FETs with ohmic contacts fabricated by ion implantation have been reported [94].
Additionally, a new type of transistor, a junctionless transistor, using heavily doped silicon
NWs was demonstrated, where the doping concentration in the channel is identical to that
in S/D [95].
Although SSOI layers are thermally stable up to 1000 C˚ annealing, nanostructure pat-
terning and ion implantation may drastically modify the strain state [96, 97]. Baudot et al.
[98] have shown that short (200 nm) but wide (4 mm) channels of planar SSOI devices re-
lax up to 80 % along the current transport direction during high dose ion implantation of
adjacent S/D regions. Therefore, optimization of S/D implantation parameters becomes a
critical step for increased electrical performance of devices using strained layers.
As a consequence, comprehensive understanding of structural, mechanical and electrical
properties of ion implanted strained Si NWs is required. So far, several articles reported on
ion beam doped strained Si NWs and fabrication of devices; however, a systematic analysis
assessing fundamental material aspects such us recrystallization, strain recovery and doping
activation of implanted strained Si NWs would be most desirable [93, 96, 99].
In this subsection a detailed study of the effect of As+ ion implantation and spike an-
nealing of SSOI layers and strained NWs is presented. Three principal cases are analyzed:
(i) the influence of the ion implantation on the layer and NW crystallinity, (ii) the strain
relaxation of the implanted structures, and (iii) the resistivity of the structures as a measure
for dopant activation.
The starting material for the NW fabrication consisted of 25 nm thick biaxial tensile
strained SOI layer with an elastic strain of ε=0.8 % on top of a 145 nm buried oxide layer.
Implantation of As+ was carried out at an energy of 10 keV to doses ranging from 5×1014
to 2×1015 ions/cm2, which are high enough to induce a phase transition from crystalline to
amorphous within the implanted region.
In order to avoid channeling, ion implantation was carried out at 7˚ tilt. The projected
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Figure 4.3: Illustration of the processing sequence and the following four cases stud-
ied: (a) implanted and annealed biaxially tensile layers of SSOI; (b) patterned unim-
planted SSOI layers; (c) NWs patterned on implanted and annealed SSOI layers, and
(d) patterned NWs followed by implantation and annealing.
ion range of 12.5 nm, calculated using SRIM 2008 simulation software [65], is located close
to the center of the SSOI layer, therefore, assuring a quasi symmetrical in-depth As dopant
distribution after annealing. Dopant activation was obtained by spike annealing at 1000˚ C
in nitrogen atmosphere using a rapid thermal processing system. Figure 4.1 displays sec-
ondary ion mass spectroscopy (SIMS) depth profiles of as implanted and annealed samples
superposed on a XTEM image of a SSOI layer prior to ion implantation. The increased
concentration of As at the Si/BOX interface is a SIMS artifact due to different sputtering
rates of the strained Si and SiO2 layers.
Electron beam lithography (EBL) and reactive ion etching using low energy fluorine
based plasma were employed to define NWs with widths ranging from 35 to 75 nm, oriented
along the [110] crystal direction. The NW dimensions were checked by scanning electron
microscopy (SEM).
Raman spectroscopy in backscattering geometry is a useful nondestructive method to
analyze mechanical stress and composition in semiconductor materials [101, 102]. For thin
layers, and especially for the case of structured layers, the strong Raman signal from the Si
substrate makes it difficult to extract the strained layer signal. In order to overcome this
problem, 30˚ off-axes geometry was employed which allowed a better light coupling and, if
necessary, the use of a light polarizer and/or analyzer. The structures processed for strain
measurements by Raman spectroscopy consisted of arrays of 600 µm long NWs with 300 nm
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pitch size. These arrays enable the detection of a strong Raman intensity with a high signal
to noise ratio [104].
Figure 4.4: (a) Profiles of vacancy distribution in 25 nm SSOI layer after ion im-
plantation of 5×1014 (squares), 1×1015 (circles), and 2×1015 ions/cm2 (triangles). The
black dashed line represents the amorphization threshold. The inset shows the thick-
ness of the seed layer vs the implantation dose. (b) Raman spectra of unimplanted and
as-implanted SSOI layers indicating a decrease in the strained Si signal and an increase
in the amorphous Si signal with the implantation dose.
Figure 4.2(a) presents a SEM image of a 55 nm narrow NW array. The resistivity of
the NWs was extracted using the transmission line model (TLM) [105]. For these measure-
ments, long NWs with similar widths as for the Raman structures but with contact pads at
their extremities, were fabricated in order to assure equivalent strain state. Figure 4.2(b)
shows the SEM image of a TLM structure with 35 nm wide wires. Details on the resistivity
extraction method are described elsewhere [105]. The resistivity of the doped SSOI layers
was measured using the van der Pauw method.
In order to discuss the experiments in a systematic manner, the results on implanted
and/or patterned samples are presented in the following sequence: (a) implanted and an-
nealed biaxial tensile SSOI layers; (b) patterned unimplanted SSOI layers; (c) NWs patterned
on implanted and annealed SSOI layers, and (d) patterned NWs followed by implantation
and annealing. Figure 4.3 schematically illustrates the process flow.
4.2.1 As+ implantation of SSOI layers
For the implantation of heavier ions at high doses into Si it is known that defective regions
form or even amorphization occurs. Intensive studies were dedicated to the thermal evolution
of such implantation induced defect layers and to structural changes. Most of this defect
research was related to transient enhanced diffusion of dopants but also to strain relaxation
of thin layers [106, 107]. In SOI, layer recrystallization occurs only if a crystalline seed layer
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remains after implantation. Recently, it was shown that full strain recovery can be obtained
by solid phase epitaxial regrowth (SPER) of partially amorphized SSOI [108].
(b)
Figure 4.5: (a) Raman spectra of SSOI layers unimplanted (circles) and after 2×1015
ions/cm2 implantation and spike annealing at 1000˚ C (squares); (b) the XTEM image
of this sample shows a defect free recrystallization even if only 6 nm seed layer is
available.
The amorphization of a layer occurs when the vacancy concentration (Frenkel pair con-
centration) exceeds a certain critical value. Therefore, higher implantation doses result in
thicker amorphous layers, and consequently, in a thinner strained Si seed layer available
for recrystallization. Within the accuracy of the SRIM simulations, the amorphous layer
thickness for the given implantation conditions were estimated. Figure 4.4(a) presents the
vacancy distribution profiles in 25 nm SSOI layers after 10 keV As+ ion implantation to doses
of 5×1014, 1×1015, and 2×1015 ions/cm2. The thickness of the amorphized Si layer is taken
at the critical vacancy concentration value of 18 % of the Si atomic density, corresponding
to 8.95×1021 cm−3 [107].
Figure 4.4(b) displays the Raman spectra of the unimplanted and as-implanted SSOI
layers for different As+ ion implanted doses. The peak at 520 cm−1 corresponds to bulk
cubic Si, while the second peak, located at 514.5 cm−1, represents the 0.8 % tensile strained
Si layer. The increase in the intensity of the amorphous layer signal, the broad peak centered
around 480 cm−1, and the decrease of the strained Si signal with implantation dose confirm
the SRIM simulation results indicating increasing layer amorphization with the implantation
doses.
After spike annealing, the amorphous-Si peaks vanish and the strained Si peaks recover
greatly with a slight asymmetrical broadening and a minor redshift (figure 4.5(a)). A shift
in Si-Si Raman phonon mode, observed in implanted samples, may be attributed to an in-
crease in tensile strain. However, Cerdeira and Cardona [109] studied the dependence of
the first-order Raman frequency of Si on carrier concentration Na (per cubic centimeter),
finding that doping alters the lattice deformation potential of Si, resulting in an effective
softening of the lattice and giving lower phonon vibration frequencies (Raman redshifts) at
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Implantation dose Electron mobility Dopant conc. Resistivity
Φ (As+/cm2) µ0 (cm
2/V.s) Na−L (cm−3) ρ (Ω.cm)
5×1014 77 6.5×1019 1.2×10−3
1×1015 60.5 1.2×1020 7.5×10−4
2×1015 47 1.9×1020 6.2×10−4
Table 4.1: Carrier mobility, concentration and resistivity of doped for 25 nm SSOI
layers for different As+ implantation doses and 1000 C˚ spike annealing.
high carrier concentrations. Similar observations were also reported by OReilly et al. [110]
and Heiermann et al. [108] on Sb implanted SSOI layers. High resolution x-ray diffraction
measurements (not shown here) confirmed that the lattice constant of the implanted and
annealed SSOI layer is identical with the unimplanted structures. This observation indicates
that layer recrystallization leads to epitaxial, and even more important, pseudomorphic lay-
ers. Therefore, the Raman shift in Si-Si mode of the doped samples is attributed to doping
effect. The cross-section transmission electron microscope image Figure 4.5(b) confirms that
the strained Si layer is single crystalline and defect free, even if regrowth starts from a 7 nm
strained Si seed layer only, as in the case of the 2×1015 As+/cm2 ion dose.
The sheet resistance of the implanted layers was measured using a four-point van der
Pauw method and, in combination with Hall-measurements, the carrier concentration, and
Hall-mobility were determined. Table 4.1 displays the measured values for layer resistivity,
carrier mobility, and concentration of activated As atoms. The layer resistivity decreases
from 1.2×10−3 to 6.3×10−4 Ω.cm as the implantation dose increases from 5×1014 to 2×1015
As+/cm2, reaching an active dopant concentration of 1.9×1020 cm−3, close to the As solu-
bility limit in Si of 2×1020 cm−3. However, as expected for highly doped layers, the carrier
concentration increases with the implanted dose while the mobility degrades as a consequence
of increased Coulomb scattering.
In conclusion, highly doped and fully strained Si layers are obtained after implantation
and annealing at 1000˚ C, even if only an ultrathin strained Si seed is available for layer
recrystallization. These results serve as reference for the following experiments on patterned
Si NWs. Before presenting and discussing the ion implantation effects on the strained NWs
the effect of patterning on strain relaxation is studied.
4.2.2 Patterning of unimplanted strained Si layers
Since the 90 nm technology node when strain-induced mobility enhancement first entered
manufacturing, strain measurements have routine (mandatory) for front-end processes. Par-
ticularly, measurement of the elastic strain in asymmetric nanostructures has become vital
for the optimization of strained Si-based devices and for the development of quantitative sim-
ulation models. In case of NWs, it has been shown that elastic relaxation strongly depends
on the NW dimensions [93]. Finite element simulations indicate that the remaining strain
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Figure 4.6: (a) Raman spectra of the SSOI layer and NWs of different widths. The
strained Si peak shifts towards the cubic Si peak as the width of the NW decreases; (b)
the εxx relaxation as function of NW width for different SSOI layer thicknesses. The
relaxation is 100 % for thick layers and decreases with the thickness of the SSOI layer.
The ANSYS finite element simulation in the inset of figure (a) shows that the strain is
not uniform along the cross section of the patterned NW [103].
within the NWs concentrates near the Si/SiO2 interface region and becomes uniform with
decreasing SSOI layer thickness (inset of figure 4.6(a)) [103, 104, 111]. On the other hand,
patterning of SSOI layers to convert biaxial tensile strain into uniaxial tensile strain led to
high performance strained Si NW metal-oxide-semiconductor FETs [112, 113]. Figure 4.6(a)
presents the Raman spectra of strained NW arrays with different widths. The strained Si
peak shifts toward the cubic-Si position with decreasing NW width, indicating elastic strain
relaxation [104]. The exact peak positions were determined by deconvolution of the strained
and cubic Si signals. Unfortunately, due to the geometry employed in this work, the Raman
signal corresponds to the sum of the in-plane strain components, and cannot be directly
decoupled in the measurement.
The Raman peak shift, ∆ω, correlates with the elastic strain in Si as follows [104]:
∆ω = −1.92cm−1 × 180(εxx + εyy) (4.1)
where εxx and εyy denote the strain components across and along the NW, respectively. By
assuming negligible relaxation along the NWs [98, 104], we can estimate the εxx strain com-
ponent across the NWs. Figure 4.6(b) shows εxx as a function of NWs width for different
SSOI layer thicknesses with same initial biaxial strain in the Si layer of ε ∼ 0.8 %. In this
comparison, the SSOI thickness varies from 10 to 70 nm. Our results for the 25 nm thick
SSOI NW are consistent with the Raman measurement of Lei et al. for a NW array fabri-
cated on 30 nm SSOI [104]. The results from Baudot et al. [98] were added to emphasize
that patterning of strained Si layers leads to strain relaxation, which is more pronounced if
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thicker SSOI layers are used.
After presenting the influence of NW patterning on the strain relaxation, we now inves-
tigate the influence of As+ ion implantation and annealing on strained Si NWs.
(a) (b)
Figure 4.7: Raman spectra of (a) 75 nm narrow NWs unimplanted and implanted to
1×1015 As+/cm2 and (b) comparison of doped SSOI layer and doped 75 nm narrow
NW indicating strain relaxation after NWs patterning.
4.2.3 NW patterning of As+ implanted and annealed SSOI layers
The NWs of this subsection were processed using both, doped and undoped SSOI layers,
as described in figure 4.3. Doping was performed by implantation of 10 keV As+ ions to a
dose of 2×1015 ions/cm2 and subsequent 1000˚ C spike annealing. According to figure 4.5 the
strained Si peak shift, ∆ωL, between doped, ∆ωL−d, and undoped, ∆ωL−u, layers amounts
to ∆ωL=∆ωL−d-∆ωL−u = 1.4 cm−1. Similarly, the peak shift due to doping effect for the
75 nm narrow NWs [figure 4.7(a)], ∆ωNW , between the doped, ∆ωNW−d, and undoped
one, ∆ωNW−u (measured in subsection B), is ∆ωNW=∆ωNW−d-∆ωNW−u = 1.3 cm−1. This
indicates the conservation of a majority of activated dopants after patterning of the highly
doped SSOI layer. For the 35 nm narrow NWs fabricated on lower As doped layers, the
shift in the Raman peak arising from dopant activation lies below the resolution limit of our
Raman set-up, while a clear Raman shift was observed for the unpatterned SSOI layer. This
is attributed to a loss in activated dopants. Figure 4.7(b) compares the Raman spectra of a
doped SSOI layer and 75 nm wide NWs fabricated on the same substrate indicating strain
relaxation after NW patterning. The electrical transport properties of the As doped NWs
were determined using the TLM method. Representative I-V curves for 75 nm narrow and
2 µm long NWs implanted at different doses are plotted in figure 4.8(a), demonstrating the
Ohmic behavior of the doped NW.
Figure 4.8(b) displays the resistivity of NWs with different widths and the SSOI layer
as a function of the implanted As+ dose. A dependence of the resistivity on the NW width
and implantation dose is observed. For 75 nm narrow NWs, the resistivity is equivalent to
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(a) (b)
Figure 4.8: (a) I-V curves of 75 nm narrow and 2 µm long NWs patterned on doped
layers, and (b)Resistivity of NWs fabricated on 25 nm SSOI doped layers as a function
of implantation dose. The layer resistivity is added for comparison.
the values of the layer, which is consistent with the Raman results presented in figure 4.7.
The dose dependence becomes more pronounced for NW widths below 55 nm. At the lower
implantation dose of 5×1014 As+/cm2, the resistivity increases by a factor of 1.3 and 3.5 by
decreasing the NW widths from 55 nm to 35 nm, respectively.
The observed increase in resistivity may be attributed to a series of effects such as quan-
tum confinement [114], surface segregation of dopants [115], increased surface scattering due
to larger surface area, size dependent strain relaxation and hence changed carrier mobilities
[112], and/or dielectric confinement effect [116]. For the relatively large NW widths used
in this work, the quantum confinement effect is negligible because this effect is expected for
NW with widths <10 nm. Since for NWs with equivalent widths, respectively equivalent
cross-sections, the surface to volume ratio and the uniaxial strain relaxation are identical, the
possibility of surface scattering or strain change from biaxial to uniaxial as a driving phenom-
ena affecting the NW resistivity is discarded. However, volume depletion due to impurity
trapping at the NW surface, Si/SiO2 interface in our case, becomes crucial, significantly
reducing the active dopant concentration within the NW. If the surface trap concentration is
assumed equal to the concentration of interface dangling bonds, typically about 1012 cm−2,
an estimated fraction of impurities of about 1019 cm−3 is neutralized. Above this impurity
concentration, Coulomb screening is reduced and most impurities are ionized at room tem-
perature. As a result, the depletion region most significantly affects the NW resistivity at
low doping levels and very small NW dimensions, while it becomes small or even insignificant
for heavily doped NWs, as seen in figure 4.8(b).
If one assumes that the carrier mobility is affected only by impurity scattering and is in-
dependent of the NW width, the activated dopant concentration (Na−NW ) can be estimated
from the measured NW resistivity (ρNW ):Na−NW = 1/ρNW eµ, where e is the electronic charge
and µ is the electron mobility in the SSOI layer of corresponding dopant concentration.
The estimated dopant concentration in the Si NWs is displayed in Table 4.2. For all im-
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Implantation dose Φ (As+/cm2)
Dopant concentration Na (cm
−3)
Layer 75 nm NW 55 nm NW 35 nm NW
5×1014 6.5×1019 6.4×1019 5.2×1019 1.9×1019
1×1015 1.2×1020 1.15×1020 1.1×1020 6.9×1019
2×1015 1.9×1020 1.85×1020 1.8×1020 1.5×1020
Table 4.2: Estimated dopant concentration in Si NWs as a function of the implan-
tation dose calculated from the NW resistivity assuming equivalent mobility as in the
SSOI layer.
planted doses, the carrier concentration decreases nonlinearly with the width of the patterned
structures, more pronounced for lower implantation doses. The ratio between the activated
dopant concentrations in 35 nm narrow NW (Na−35NW ) and in layer (Na−L) decreases from
Na−35NW/Na−L = 78 % for 2×1015As+/cm2 to Na−35NW/Na−L=30 % for 5×1014 As+/cm2
indicating a dopant deactivation of about 2.7 times for the lower As+ ion dose.
Figure 4.9: XTEM image of a NW implanted to 2×1015 As+/cm2 and spike annealing
showing the formation of a single crystal core and polycristalline grains at the side edges
of the NW.
In conclusion, patterning of doped and annealed layers enables the fabrication of crys-
talline, strained and low resistivity NWs. Most notable are the results of the 35 nm wide
uniaxially strained NWs, implanted at 2×1015 As+/cm2, exhibiting a resistivity close to that
of the full layer.
4.2.4 Directly implanted and annealed NWs
Properties of ion implanted and annealed NWs can significantly differ from those patterned
on doped layers. A critical parameter is the effective width of the post-implantation seed
available for SPER, which may affect the process of strain recovery as well as the formation
of defect free crystalline structures. Additionally, dopant activation of implanted NWs may
differ from NWs formed by patterning of doped layers. In this section, NWs were fabricated
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Figure 4.10: Sum of (εxx+εyy) strain components of directly doped NWs as a function
of NWs width for different implantation doses. The biaxial strain is indicated by the
dashed line.
as described in the experimental section followed by As+ ion implantation and a subsequent
spike annealing. The TEM image in figure 4.9 shows a cross-section of a NW implanted to
2×1015 As+/cm2 at 10 keV and spike annealed at 1000˚ C. Although the NWs were partially
amorphized after the implantation, figure 4.9 indicates that the nanostructure recrystallizes
during spike annealing such that the center part of the wire is single crystalline, while the
bottom edges, next to the buried SiO2 are polycrystalline. Figure 4.10 compares the strain
between the as-patterned and the implanted Si NWs. The as-patterned NWs show large
strain relaxation (εxx + εyy) up to 68 % of the initial biaxially tensile strained SOI layer. For
the lowest implantation dose of 5×1014 As+/cm2, the annealed 55 and 75 nm NWs greatly
recover the pre-implantation strain state, while the 35 nm NWs relax by approximately
50 %. Figure 11(a) displays the deconvoluted strained Si signal from the Raman spectra
of 35 nm NWs, corresponding to the as-patterned and doped to 5×1014 As+/cm2 NWs.
The shift of the strained Si peak of the doped NWs with respect to the as-patterned ones
indicates strain relaxation while the symmetrical broadening of the peak indicates defective
NW recrystallization.
At higher implantation doses, the recrystallization process results in full strain relaxation,
εxx = εyy = 0. Figure 11(b) displays the Raman spectra of 75 nm wide NWs as-patterned
after doping to 2×1015 As+/cm2.
The strain in the NW is completely relieved after implantation and annealing, accompa-
nied with a noticeable asymmetrical broadening of the peak attributed to the doping effect.
The appearance of a small peak at 494 cm−1 is associated with the formation of stacking
faults during NW recrystallization.
These observations indicate a very narrow parameter window for NW doping by ion im-
plantation, which allows full strain recovery of the NWs. The use of tilted implantation
results in amorphization of the sidewalls which also reduces the crystalline seed dimension.
In consequence, the main difference between the layer recrystallization and NW is related to
the size of the seed available for recrystallization: virtually infinite for the layer case (pla-
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Figure 4.11: (a) The deconvoluted strained Si signal from the Raman spectra of 35
nm NWs corresponding to the as-patterned (square) and implanted to 5×1014 As+/cm2
spike annealed (circles) NWs. The signal from biaxial SSOI layer (triangles) and the
cubic Si reference (dashed line) are added for comparison; (b) Raman spectra of a
75 nm wide NW recrystallized after ion implantation to 2×1015 As+/cm2 and spike
annealing.
nar recrystallization in the z direction) but finite for the NW structure (recrystallization in
the z-x directions) with possibly competing crystallization processes. Aside from recrystal-
lization from the bottom to the top of the NW regrowth may start at various sites at the
NW sidewalls. In the first case recrystallization yields to epitaxial regrowth and build up of
elastic strain (see figure 4.10) while in the later case arbitrary nucleation, influenced by the
NW walls crystalline direction and roughness, is likely to occur resulting in polycrystalline
regions. At doses higher than 1×1015 As+/cm2 the crystalline seed of the NW cannot be
healed from the implantation defects and defective NWs are formed upon annealing. Indeed,
figure 4.9 indicates the formation of a single crystal core and grains at the side edges of the
NW. Therefore, the crystallization seed plays a key role on the quality of the recrystallized
nanostructures, and is constrained by both, implantation dose and NW width.
The resistivity of the as-implanted and annealed NWs as a function of implantation dose
for different widths is plotted in figure 4.12(a). Similar to the NWs patterned on implanted
layers, the 75 nm wide NWs show slight changes in resistivity as a function of the accumu-
lated doses, with values around 1.2×10−3 cm.
The dose dependence becomes evident for 55 nm wide NWs, particularly for the lower
implantation dose of 5×1014 As+/cm2 where the resistivity is remarkably higher than at
higher doses. In general, the NW resistivity is higher for directly implanted NWs than for
NWs patterned from doped layers. As an example, the resistivity of 55 nm wide NWs im-
planted with 5×1014 As+/cm2 is up to 1.9 times higher than for implanted NWs.
For the directly implanted wires, an additional effect is considered to explain the lower
resistivity of the NWs. SILVACO simulations of 10 keV As+ ion implantation of NWs under
a tilt angle of 7˚ indicate that the As atom concentration decreases strongly close to the NW
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Figure 4.12: (a) Comparison of Si NWs resistivity as a function of the implanta-
tion dose. Two types of doped NWs are presented: patterned on doped layers (full
symbols) and implanted after patterning (empty symbols). (b) and (c) display the
SILVACO simulations of NWs patterned on doped layers and directly implanted NWs,
respectively [118].
(figure 4.12(c)) [118]. This effect is correlated with As+ ion loss during implantation due to
straggling. SRIM simulations indicate a straggling length of 4.8 nm, which is in accordance
with the SILVACO simulation, where the As concentration varies by a factor of 2 within
5 nm from the NW sidewalls [117]. Obviously, ion loss during implantation significantly
impacts the resistivity as the width of the NWs and the implantation dose decrease. For
both NW types, where the surface to volume ratios are equivalent, the electronic transport
degradation is also influenced by the lower crystallinity of directly implanted NWs.
In summary, in this section the design space for the processing of strained Si layers
and NWs regarding S/D activation and channel patterning was defined. It was shown that
strained doped NWs with high crystalline structure can be achieved by patterning doped
layers. This method is particularly useful for the integration of strained Si NWs to future
n-MOSFETs. The following section will describe process strategies for fabricating doped
strained SiGe layers and NWs, which are important for the integration of SiGe material in
the p-MOSFET.
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4.3 Low temperature p-type activation of strained
SiGe layers
Si1−xGex layers with its intrinsic higher hole mobility (for x above ∼0.3), are regarded as a
very promising Si channel replacements. The pseudomorphic growth of SiGe on Si increases
hole mobility through strain induced valence band splitting and warping. Recently, sub-
stantial improvement of p-MOSFETs has been reported with biaxial compressive strained
Si1−xGex channels on silicon on insulator and strained SOI and high-κ/metal gates integra-
tion [36, 37, 119].
The successful integration of strained SiGe/Si heterostructures in scaled p-MOSFETs
requires the formation of steep and ultra-shallow junctions (USJ) in order to reduce short
channel effects. In p-type Si devices, state-of-the-art source and drain formation is achieved
by standard low energy Boron ion implantation followed by rapid annealing at elevated tem-
peratures. Unfortunately, the stability of pseudomorphic SiGe/Si heterostructures is very
sensitive to high temperature anneals, and may result in the formation of defective strain
relaxed layers or even in Ge interdiffusion [120, 121].
Although important contributions to the understanding of diffusion in high Ge content
(>50 %) strained SiGe alloys have been reported [122, 123], no studies considered the influ-
ence of high temperature annealing techniques on the layer quality, strain relaxation or Ge
inter-diffusion of the heterostructures, which may drastically degrade the electrical perfor-
mance [124].
Alternatively, some authors used activation at moderately low temperatures for p-
MOSFETs processing, but them explored only the device characteristics [34].
In this section, the formation of ultra-shallow junctions by ion implantation on strained
Si0.5Ge0.5/ SSOI heterostructures and annealed at moderate low temperatures is investi-
gated. Systematic analysis of strain relaxation, recrystallization, dopant diffusion and elec-
trical properties of samples implanted at different doses with B+, BF+2 , and pre-amorphized
with Si+ implantation, are presented. The implantation of different ion species is particu-
larly interesting in order to understand the role of defects on the recovering process of the
implanted crystal as well as on the dopant activation. The experimental results show a high
sensitivity of the relaxation degree of SiGe layers and of the quality of the heterostructures
with respect to the ion species, implantation dose and annealing condition.
Pseudomorphic 50 nm thin Si0.5Ge0.5 layers were grown by CVD on 200 mm SSOI (100)
wafers. The thin SSOI substrates consist of a strained Si layer with a thickness of about
15 nm on top of 145 nm buried oxide layer. The Si0.5Ge0.5 layer was deposited at 550˚ C
followed by a 5 nm thick Si cap layer deposited at 650˚ C using Dichlorosilane (DCS) and
GeH4 gas precursors [78, 79]. Since the interface of oxides with SiGe has poor electrical
properties, the top Si cap preserves the quality of Si/high-κ interface properties, reduces the
roughening of the SiGe layer during annealing and, very important for integration, allows
standard Si cleaning processes. The biaxial tensile strain in the starting Si layer corresponds
to εsSi=-0.8 % (σ =1.35 GPa). Thus, the pseudomorphically grown Si0.5Ge0.5 on top of the
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SSOI is under a biaxial compressive strain of εsSiGe=+1.35 %.
The dopant species, B+ ions and BF+2 molecules were implanted using a conventional
beam-line implanter. In addition, B+ ions were implanted in SiGe layers amorphized by Si+
ion implantation, (Si++B+), a method previously reported for USJ formation in pure Si and
Ge [125]. The implantation parameters were selected based on SILVACO simulations by
computing molecular implants such BF+2 complexes [118]. The implantation energies were
1.5 keV and 6 keV, corresponding to a common mean projected ion range, Rp, of 8.5 nm
for both B+ and BF+2 . For the same samples, Si
+ implantation at 10 keV, (Rp = 16 nm)
was carried out before B+ doping. The chosen implantation doses were 1×1015, 3×1015 and
5×1015 ions/cm2 for B+ and BF+2 and, 1×1014 and 5×1015 ions/cm2 for Si+ pre dopant
implants. Dopant activation was performed in a RTP system for 5 min at temperatures
ranging from 550 to 850˚ C. The strain in the Si0.5Ge0.5 epi-layers was measured by Raman
spectroscopy using a laser wavelength of 480 nm and restricted to low laser-power density in
order to avoid thermal effects. The relaxation was calculated based on the fitted position of
the SiGe peak in respect to the as-grown and fully relaxed layers [73].
The crystalline quality of the SiGe layer was investigated by Rutherford Backscatter-
ing Spectroscopy/Channeling at a Tandetron accelerator with 1.4 MeV He+ ions using a
backscattering angle of 110˚ in order to increase depth resolution. The crystalline quality
is evaluated by the minimum yield of backscattered He+ ions below the surface peak signal
defined as the ratio of intensity of the aligned and random spectra [68]. The RBS technique
was also employed to accurately determine the Ge concentration of the SiGe layers as well
as the layer thicknesses. The results are completed by XTEM analyses.
Secondary Ion Mass Spectroscopy (SIMS) analyses were carried out in order to charac-
terize all samples regarding the diffusion of Boron. Finally, the electrical characterization
of the samples was performed using Van-der-Pauw structures fabricated employing standard
optical lithography and reactive ion etching.
4.3.1 Thermal stability of the strained Si0.5Ge0.5/SSOI het-
erostructures
An important issue for the fabrication of steep junctions in strained layers is the control
of the annealing conditions in order to optimize the dopant activation and diffusion while
conserving the elastic strain. Although strained SOI layers were proved to be stable to
thermal treatments up to 1000˚ C [96], the SiGe layers relaxes through the formation and
movement of dislocations [58]. Therefore, before analyzing the properties of implanted SiGe
layers, the thermal stability of the unimplanted layers is firstly investigated. The annealing
temperatures were selected below 850˚ C since studies of similar heterostructure have shown
significant Ge interdiffusion at elevated temperatures or during Flash Lamp Annealing [120].
The Raman spectra of the strained Si0.5Ge0.5/SSOI structures after different annealing
temperatures are presented in figure 4.13(a). The Si-Si vibration peak positions of the as-
grown SiGe layer at 496.5 cm−1 and of the underlying strained Si layer at 514.5 cm−1 shift
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Figure 4.13: (a) Raman spectra of strained Si0.5Ge0.5/SSOI heterostructures for dif-
ferent annealing temperatures, and (b) the measured degree of relaxation as a function
of annealing temperature and time.
simultaneously to lower wavenumbers with increasing annealing temperature.
This indicates the increase of the elastic strain in the Si underlayer. Strain build-up in
bottom and top Si layers during strain relaxation of adjacent SiGe layers has been previously
reported [62]. Figure 4.13(b) presents the measured degree of relaxation for 50 nm thick
Si0.5Ge0.5 layers after 5 min anneals at different temperatures.
The mechanism of layer relaxation by thermal annealing is based on the nucleation of
partial dislocation loops at the layer surface [58]. The partial loops extend in direction of the
SiGe/Si interface forming two threading dislocations (TDs) connected by a misfit dislocation
(MD) at the layer interface with Burgers vector in the 1/2<110> direction.
The relaxation of the SiGe layer occurs because of the spreading of the TDs under the
action of the stress force. For high Ge content layers, perfect dislocations tend to split
into partials to reduce their energy, forming stacking faults (SF), which are detrimental for
device performance. The inset of figure 4.13(b) shows that the relaxation becomes relatively
independent of time for longer annealings. As the equilibrium critical thickness is exceeded,
both the nucleation rate of misfit dislocations and the dislocation velocity raises rapidly to
an almost constant value that is immediately reflected in the cumulative strain relaxation
[51]. For 550˚ C and 650˚ C annealing temperatures, the layers practically conserve the initial
elastic strain; however, strain relaxation of about 12 % and 35 % are observed for annealing
temperatures of 750˚ C and 850˚ C, respectively.
In the next section, the SiGe layer crystallinity is presented as a function of the implanted
ion species and the annealing conditions.
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4.3.2 Layer crystallinity analysis after ion implantation and an-
nealing
The layer quality of the as-implanted and annealed samples was accessed using RBS mea-
surement and evaluated by the minimum yield of backscattered He+ ions below the surface
peak signal defined as the ratio of intensity of the aligned and random spectra. The channel-
ing spectrum of the as-grown SiGe/SSOI heterostructure (black line in figures 4.14,4.15,4.16)
presents a minimum yield, χmin, of about 4 %, which indicates a high crystalline quality of
the heterostructure.
Figure 4.14: Channelling spectra of strained Si/strained Si0.5Ge0.5/SSOI heterostruc-
ture implanted with 1.5 keV B+ to 1×1015 ions/cm2 and 5×1015 ions/cm2 and after
5 min anneals at 650˚ C and 850˚ C. The random (black dashed line) and channelling
(black solid line) spectra of the as-grown sample are shown for reference.
i. B+ ion implantation
The channelling spectra of strained Si0.5Ge0.5/SSOI heterostructures implanted with 1.5 keV
B+ to 1×1015 ions/cm2 and 5×1015 ions/cm2 and, annealed for 5 min at temperatures of
650˚ C and 850˚ C are shown in figure 4.14. For low B dose as-implanted samples, the minimum
yield for, both, Si and Ge signals increase as an indication of degraded crystallinity. The chan-
nelling yield increases to 10 % after 650˚ C annealing, showing low crystalline quality while
an 850˚ C anneal slightly improves the heterostructure quality, resulting in χ
850˚ C
=6.8 %.
For the high B implantation dose, the channeling signal corresponding to Si cap (region
875-900 keV in figure 4.14) approaches the random spectrum indicating layer amorphization.
Simultaneously, the increase of the Ge signal corresponding to the top part of the SiGe layer
(region 1125-1150 keV in figure 4.14), suggest severe lattice distortion. Contrary to low dose
implantation, annealing reduces the crystal damage (seen as minimum channeling yields)
but unfortunately only to χ
650˚ C
=15 % and χ
850˚ C
=13 % for 650˚ C and 850˚ C annealing,
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Figure 4.15: Channelling spectra of strained Si0.5Ge0.5/SSOI heterostructure im-
planted with 6 keV BF+2 to 1×1015 ions/cm2 and 5×1015 ions/cm2 and after 650˚ C and
850˚ C annealing. The random (black dashed line) and channeling (black solid line)
spectra of the as grown sample are shown for reference.
respectively.
For all doping conditions, the increased yield at the SiGe/strained Si bottom interface
may be attributed to SiGe strain relaxation by formation of MDs. The B+ ion implantation
induced relaxation is associated to a large amount of interstitials (Si, Ge and dopant) and
vacancies forming complex defects and/or clusters which require higher temperatures for
dissolution, which explains the improved crystal quality for an 850˚ C thermal treatment as
compared to 650˚ C.
ii. Molecular BF+2 implantation
The channelling spectra of strained Si0.5Ge0.5/SSOI heterostructures implanted with 6 keV
BF+2 molecules to 1×1015 ions/cm2 and 5×1015 ions/cm2, and annealed at 650 and 850˚ C are
compared in figure 4.15. The co-implantation of Fluorine causes excessive damage, turning
implanted regions of the SiGe layer into the amorphous state. The SIMS profiles of the BF+2
as-implanted sample (not shown) indicate that the F+ ion range approximately matches B+
depth profile. For the 5×1015 BF+2 /cm2 implantation dose, amorphization of both, Si cap
and SiGe top part, is observed. However, for low dose implantation the SiGe region strongly
affected by the implantation lies below the resolution of the RBS measurement and no con-
clusion can be drawn regarding amorphization.
A low anneal temperature of 650˚ C was sufficient to obtain a high quality re-crystallized
layer, resulting in a channeling minimum yield of χ
650˚ C
=4.5 %. At higher annealing temper-
atures, the layer quality is degraded. For the high BF+2 implantation dose, the channeling
minimum yield values are higher than those for lower dose, and decreases with increasing
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the annealing temperature.
The minimum channeling yields for the BF+2 implantation are about 50 % lower than
those observed for the B+ implanted samples. Also, the backscattering yield increases at the
SiGe/SSOI interfaces, similarly to the B+ implantation case.
Figure 4.16: Channeling spectra of as-implanted and annealed strained
Si0.5Ge0.5/SSOI heterostructures implanted with 10 keV Si
+ to 1×1014 ions/cm2 and
5×1015 ions/cm2, followed by B+ implantation at 1.5 keV to 1×1015 ions/cm2. The
annealing temperatures are 650˚ C (red color) and 850˚ C (blue color). The random
(black dashed line) and channeling (black solid line) spectra of the as grown sample
are shown for reference.
iii. Si+ and B+ ion implantation
Pre-amorphization of Si by ion implantation has been widely investigated for the formation
of p-type ultra-shallow junctions due to several reasons [125]. First, the pre-amorphized layer
reduces channelling of implanted dopants, and thus improves the junction steepness. Second,
the pre-amorphization enhances the activation of light ion species that cannot self-amorphize
Si such as B. Finally, the pre-amorphization lowers the temperature required for activation
since the dopant are swept into the lattice during solid phase epitaxial regrowth (SPER).
Si+ ions were implanted at a dose required to severely damage the SiGe layers, prior
to B+ implantation. Figure 4.16 presents the RBS/C spectra of strained Si0.5Ge0.5/SSOI
heterostructures first implanted with 10 keV Si+ ions to 1×1014 ions/cm2 or 5×1015 ions/cm2
followed by B+ implantation at 1.5 keV to 5×1015 ions/cm2 and annealed at 650˚ C or 850˚ C.
The expected high damage levels in the SiGe layers are observed in all as-implanted samples.
The channelling minimum yield for the samples implanted to 1×1014 Si+/cm2 decreases from
χ
650˚ C
=11.6 % for 650˚ C to χ
850˚ C
=8.0 % for 850˚ C annealing temperature but is above values
obtained after layer re-crystallization observed for SiGe layers after only Si+ ion implantation
and annealing [67]. For the higher implantation dose, the channelling minimum yield of
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about 23 %, for all annealing temperatures indicates very poor layer quality. Channeling
measurements confirm that the layer crystallinity is unaffected by the B implantation dose,
indicating neither increase of defect density nor ion beam induced recrystallization [126].
Finally, the damage induced by the Si+ implantation is expressively higher than for BF+2 .
This is an indication that B-F bonds dissociate during collision.
Figure 4.17: The degree of relaxation of Si0.5Ge0.5 layers implanted with B
+ (green
line), BF+2 (red) and (Si
++B+) (blue) to 1×1015 ions/cm2 (full symbols) and 5×1015
ions/cm2 (empty symbols) as a function of the anneal temperatures for 5 min holding
time.
4.3.3 Implantation induced strain relaxation
As pointed out above, the increase of the channeling yield at the Si0.5Ge0.5/SSOI interface
may indicate strain relaxation by MDs formation. The elastic strain was measured using
Raman spectroscopy. Figure 4.17 displays the degree of relaxation of the SiGe layers for
different ion species as function of the annealing temperature. The 1×1015 BF+2 /cm2 im-
planted and annealed samples show the same relaxation behavior as the thermally relaxed
ones, independent of the annealing temperature. For higher BF+2 implantation doses, degrees
of relaxation up to 15 % for temperatures below 700˚ C, and around 40 % for 850˚ C annealing
were measured. These values correspond to a residual strain in the SiGe layer of 0.9 % and
0.7 %, respectively.
In the case of B+ implantation, strain relaxation was observed for samples implanted to
1×1015 and 5×1015 ions/cm2 doses and annealed at temperatures higher than 500˚ C. For
the 650˚ C annealing, the relaxation degrees of the SiGe layer amounts to 15 %, and increase
with the annealing temperature. Relaxation degrees of about 60 % are observed for 850˚ C
annealings.
For the (Si++B+) implantation, the SiGe is significantly relaxed for both, 1×1014 and
5×1015 Si+/cm2 doses, showing minimum and maximum relaxation degrees of about 50 %
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Figure 4.18: SIMS profiles of the strained Si/Si0.5Ge0.5/SSOI heterostructure layers
implanted with (a) B+, (b) BF+2 and (c) Si
++B+ to 1×1015 B+/BF+2 ions/cm2 and
1×1014 Si+/cm2 for as-implanted, 650˚ C for 5 minutes cases.
and 100 %, respectively. The relaxation degree is weakly dependent on the B implantation
dose (not shown), which suggests that the Si implantation is the main factor responsible for
strain relaxation.
4.3.4 Boron diffusion
An important characteristic of a junction is the steepness of the dopant profile. Figures
4.18(a-c) show the SIMS profiles of selected samples implanted with B+, BF+2 and (Si
++B+)
to 1×1015 (B+/BF+2 )/cm2. The profile slopes of the as-implanted BF+2 and (Si++B+) of
about 10 nm/dec (figures 4.18(b,c)), are slightly steeper than 12 nm/dec (figures 4.18(a))
for B+ implantation. In agreement with the SILVACO simulations, these differences are
associated with the Si/SiGe state during implantation: highly damaged (amorphous) for the
implantation of BF+2 and Si
+ and, crystalline for B+ implantation only, as confirmed in the
RBS measurements.
Boron diffusion in Si was intensively studied in the past, and B is known to diffuse entirely
by an interstitial mechanism [127]. In the case of B diffusion in SiGe, most published works
investigated low Ge contents (<30 %) [128–130], and a few theoretical works address the
influence of strain on the B diffusion mechanism [131].
Figures 4.18 indicates no diffusion of B (within the resolution of SIMS) for all implanted
species at annealing temperatures of 550, 650 and 750˚ C (only 650˚ C shown here). Different
observations have been reported by Wang et al. for B diffusion in crystalline Si at similar
process parameters [123]. The suppression of B diffusion in SiGe observed in this work is in
agreement with the experiments of Lever et al. [128]. They suggest that B dopant atoms are
trapped by Ge atoms, forming the Ge-B pairs, and thus reducing its diffusivity [128, 129].
Moreover, B diffusion in Si1−xGex has been shown to exponentially decrease as a function of
the elastic strain in the Si1−xGex layer [129, 131].
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Figure 4.19: Sheet resistance of the Si0.5Ge0.5/SSOI heterostructure layers vs. the
annealing temperature for (a) B+ and (b) BF+2 implantations to 1×1015 ions/cm2 (full
black squares), 3×1015 ions/cm2 (full gray circles) and 5×1015 ions/cm2 (open gray
triangles). The sheet resistance vs. the Si+ pre-implantation dose annealed at 650˚ C
is displayed in (c).
4.3.5 Electrical characterization
A four point probe setup was used to extract the sheet resistance of the doped layers, which
is related to the dopant activation, and the carrier mobility through Hall measurements.
Figures 4.19 shows the sheet resistance (Rs) of implanted samples as a function of the
annealing temperature. Since the thicknesses of the implanted regions are approximately
equivalent, the sheet resistances can be used for comparison. Consequently, the difference in
the layer resistivity is due to the amount of dopant activation by annealing.
The sheet resistance, Rs, of the B
+ implanted samples, Figures 4.19(a), depends on
the implantation dose and annealing temperature. The increase of the implantation dose
enhances defect formation, resulting in higher number of self-interstitials available for B
activation. For samples implanted at 1×1015 and 3×1015 B+/cm2, there is a minimal change
in the Rs values between 550 to 650˚ C anneals, but it decreases by a factor of 2.2 for 5×1015
B+/cm2. Between 750˚ C and 850˚ C, Rs improve for all B
+ samples. For 5×1015 B+/cm2
and anneals at temperatures higher than 650˚ C, Rs reaches values as low as 170 Ω/sq.
In this temperature range, a concomitant increase of the solid solubility occurs as well as
dissolution of boron interstitial clusters (BICs) is expected. The sheet resistance decreases
for all implantation doses with as increasing annealing temperature, also observed for BF+2
implantation, which is associated with the enhancement of the solid solubility and with the
dissolution of BICs [132].
Figures 4.19(b) depicts Rs of BF
+
2 samples as function of the dose and annealing tem-
peratures. In contrast to B+ doping, the Rs of the BF
+
2 doped samples shows small dose
dependence, where the smallest Rs value of 500 Ω/sq is found for 850˚ C annealing. Similar
effects were reported in the literature and are associated with the high concentration of Flu-
orine, actually a factor of 2 higher than the B concentration, which acts as a counter doping
effect [133, 134]. Although the binding energy between F-Ge is assumed to be lower than
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Figure 4.20: (a) Sheet resistance and (b) carrier mobility of Si0.5Ge0.5/SSOI het-
erostructures vs. annealing temperature for (Si++B+) samples implanted to 1×1014
ions/cm2 dose.
F-Si, F counter doping is also expected to exist in SiGe.
For the case of (Si++B+) doping an additional parameter related to the Si implantation
comes into play. Figures 4.19(c) shows the sheet resistance of the (Si++B+) doped SiGe
layers as a function of Si implantation dose for an annealing temperature of 650˚ C. The SiGe
sheet resistance improves with the increase of the B+ dose but degrades severely for high Si+
ion dose. A lower sheet resistance of 74 Ω/sq was achieved for 1×1014 Si+/cm2 implantation
followed by 5×1015 B+/cm2 implantation and 650˚ C annealing.
Figures 4.20(a) shows the sheet resistance of the (Si++B+) doped samples vs. anneal-
ing temperature. The implantation doses of 1×1014 Si+/cm2 followed by 1×1015 B+/cm2
were selected based on the best results obtained from subsection 4.3.2. The measured Rs
values are lower than those of B+ or BF+2 doped layers at equivalent B doses. Contrary to
the previous observations, the sheet resistance increases by about 15 % when the annealing
temperature is raised from 650 to 850˚ C. The measurements of mobility and carrier concen-
tration, Ns, (figures 4.20(b)) show a decrease in activation and increase in carrier mobility
with increasing annealing temperature.
4.3.6 Discussion
The present discussion concerns the role of amorphization and recrystallization of the SiGe/Si
heterostructure layers on strain relaxation, dopant activation, and crystalline quality of the
samples. Table 4.3 summarizes the best compromise in respect to layer quality, elastic strain
relaxation and sheet resistance of the tensile strained Si/compressive strained Si0.5Ge0.5/SSOI
implanted with different ion species and doses. A critical issue for achieving high quality
junctions regards the creation and recovery of crystal defects. Particularly, the importance
of the SPER process for the formation of USJs in strained Si0.5Ge0.5/SSOI heterostructures
is discussed.
The investigated Si0.5Ge0.5 layers are under compressive biaxial strain. Only the samples
annealed at 650˚ C are listed in Table 4.3 since the higher annealing temperature leads to
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Implanted
species
Dose
[(B+/BF+2 )/cm
2]
χ (%) Relaxation de-
gree (%)
Sheet resis-
tance (Ω/sq.)
B+
1.0×1015 10 11.0 1520
5.0×1015 6.8 20.0 212
BF+2
1.0×1015 4.5 3.0 886
5.0×1015 8.5 15.0 755
(Si++B+)*
1.0×1015 11.6 60.0 423
5.0×1015 8.0 65.0 74
Table 4.3: Layer quality, degree of relaxation and sheet resistance for the 50 nm thick
Si0.5Ge0.5/SSOI heterostructures as a function of implanted species and dose for an
annealing temperature of 650˚ C. *The Si+ ion implantation dose is 1.0×1014 ions/cm2.
significant degradation of strain. Moreover, SIMS shows that B diffusion in Si0.5Ge0.5 is
strongly reduced as compared with Si, and therefore, in the temperature range investigated,
the annealing is not a parameter that has to be adjusted in this respect. All the process
parameters listed in Table 4.3 lead to USJs formation with junction width of about 30 nm
and slopes below 10 nm/dec.
The suppression of B diffusion occurred for all implanted species is mainly attributed
to the formation of immobile Ge-B pairs. Although the compressive strain is expected to
further reduce B diffusivity, the strain relaxed samples, i.e. with (Si++B+) doping, show
insignificant diffusion. Thus, the strain effect imposes minor contribution to B diffusion.
For low implantation doses of 1×1015 ions/cm2, the non-amorphizing BF+2 implantation
offers a better B electrical activation as well as higher crystalline quality of the layer as
compared to only B+ implantation. At this dose, the vacancy concentration is about one
order of magnitude higher than for B+ implantation, as indicated by SILVACO simulations
(figure 21), offering additional substitutional sites for B activation. The Frenkel pair density
formation is similar for 1×1015 BF+2 /cm2 and 5×1015 B+/cm2 implantation doses. However,
in the first case the interstitial concentration is reduced by the F-V clusters (interstitial
sinks) while for the B implanted case complex interstitial defects, like dislocation loops, may
form and induce plastic strain relaxation. On the other hand, the reduction in interstitial
concentration is reflected by a higher sheet resistivity of the BF+2 doped layers and its weak
dose dependence.
In the case BF+2 , the suppression of B diffusion may be also related to the presence of
fluorine impurities. Simulations and experiments have shown that fluorine-vacancy (F-V)
clusters, formed during annealing or recrystallization, act as interstitial sinks and therefore,
the interstitial mediated B diffusion is strongly suppressed [130, 135].
Regarding strain relaxation, differently than in the case of pure thermal annealing where
partial dislocation loops nucleate at the surface, ion implantation followed by annealing may
induce interstitial dislocation loop formation in the SiGe layer [67, 107]. Strain relaxation
occurs when during annealing perfect dislocation loops grow across the layer by Si inter-
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Figure 4.21: Vacancy distributions simulated using SILVACO software for 5 nm
strained Si/compressive Si0.5Ge0.5/SSOI heterostructure after implantation of 5×1015
BF+2 /cm
2 and (1×1015 Si+/cm2 +B+). The dashed line indicates the amorphization
threshold limit for Si0.5Ge0.5 which is slightly lower than for Si.
stitial capture, forming TDs and misfit segments at the SiGe/Si interface. This hypothesis
is consistent with RBS channeling measurements that indicate the formation of MDs in
the SiGe/SSOI interface. For the B+ implanted samples, the induced self-interstitial atoms
(SIAs) are incorporated into the restored crystal most likely in the form of dislocation loops,
which promote strain relaxation. For higher implantation doses, the excess SIAs form suffi-
cient dislocation loops, for a consistent elastic strain relaxation, but also B interstitial clusters
(BICs), which degrade the crystalline quality of the layer.
The lower degree of relaxation for the BF+2 implanted samples can be explained in terms
of strain recovery through SPER. In this case, epitaxial recrystallization sweeps out the whole
damage associated with ion implantation resulting in high quality strained SiGe layers.
Both high dose implantations of BF+2 and (Si
++B+) result in amorphization of the SiGe
layer. For the SPER process, the sharpness of the amorphous/crystalline interface is critical
for pseudomorph epitaxial regrowth. As shown in figure 4.21 the vacancy concentration de-
cays abruptly for the BF+2 implantation, while for the (Si
++B+) case a high vacancy volume
concentration of about 1×1021 cm−3 maintains through the SiGe layer. As a consequence,
full strain recovery in the SiGe layer is measured after annealing for the BF+2 case and 65 %
relaxation for the case of (Si++B+). In addition, it has been shown that for amorphous Si
and, especially for the case of 650˚ C annealing, the existence of impurities (e.g. F) reduces
the SPER rate [75]. Therefore, similar effects, such as slow recrystallization front speed,
is assumed to plays an important role high quality, recrystallized strained SiGe layers after
SPER.
BF+2 doping offers a better B electrical activation as well as a higher crystalline layer
quality as compared to B+ implantation at low implantation doses of 1×1015 B+/cm2 as
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shown in Table 4.3. At this dose, SIAs are efficiently removed during SPER via the surface,
which may explain the low degree of relaxation and excellent layer quality. Simultaneously,
the vacancy concentration is about one order higher than for B+ implantation as indicated
by SILVACO simulations (figure 4.21), offering more substitutional sites for B activation.
The Frenkel pair density formation is similar for 1×1015 BF+2 /cm2 and 5×1015 B+/cm2 im-
plantations. However, in the first case the interstitial concentration is reduced by the F-V
clusters (interstitial sinks), while for the B+ implanted case complex interstitial defects like
dislocation loops may form and induce strain relaxation.
In the case of (Si++B+), the strong strain relaxation observed for all implantation doses
and annealing temperatures is also associated to the number of extra Si atoms implanted
in the layer, that will eventually convert to SIAs after annealing. Although the amorphiza-
tion/recrystallization also occurs in the top region, the excess of SIAs associated with Si
implantation is too high to be completely eliminated through the surface. At the lowest
Si implantation dose of 1×1014 atoms/cm2, the minimum yield of the samples approaches
those of the B+ doping, but with significantly higher degree of relaxation. In this case,
recrystallization is achieved at the expense of the nucleation and movement of dislocation
loops clustered from the excess of SIAs. A systematic study on the Si ion implantation for
relaxing SiGe virtual substrates is found on Ref. [107].
BF+2 implantation is the most effective method for activating strained Si0.5Ge0.5/SSOI
heterostructures layers. However, this process is highly sensitive to the Si+ dose and an-
nealing temperature, and have to be tuned for each Ge content. Fully strain relaxed layers
with reasonable crystalline quality (χ=8 %) and excellent sheet resistance of 74 Ω/sq can
be achieved using 1×1014 Si+/cm2 and 1×1015 B+/cm2 implantations and 5 min anneal at
650˚ C. Whereas these sequences of implantations and annealing conditions should be avoided
for the fabrication of strained SiGe short channel devices, they can still be applied in the
processing of strained Si channel MOSFETs with strain-relaxed SiGe S/D. In this case, the
relaxation of the raised SiGe S/D induces uniaxial compressive strain in the Si channel,
which increases mobility for the p-MOSFETs.
4.3.7 Patterning of sSi/sSiGe/SSOI heterostructures
Recently, substantial hole mobility enhancement in biaxial compressive strained
Si0.5Ge0.5/SSOI heterostructures with the application of uniaxial compressive strain along
the <110> direction has been reported [136]. Since the phenomenon is mainly due to mod-
ulation of the effective mass, the uniaxial compressive strain is a potential candidate for
increasing hole velocity in SiGe channels. Alternatively, several groups have demonstrated
the fabrication of uniaxial strained Si [113, 137], SiGe [138] and Ge [139] on insulator through
patterning induced uniaxial relaxation. In this section, the effects of patterning of nanowire
structures on the strain state of biaxial compressive strained Si0.5Ge0.5/SSOI heterostructures
is presented and discussed.
The starting heterostructure layers are the same as in the previous subsections. The
fabrication process of the NWs is similar to that of subsection 4.2.2, however, instead of
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Figure 4.22: Extracted peak position and relaxation of the patterned sSi/sSiGe/SSOI
heterostructures vs. NW width. The inset figure shows the NW structures fabricated
to obtain uniaxial compressive strain.
NWs arrays, single 2 µm long NWs with widths ranging from 40 nm to 5 µm connected
by contact PADs were processed. The NWs were patterned along the <110> direction.
The inset of figure 4.22 displays the NW structures used in this subsection. The strain
in the NWs was measured using micro Raman with a beam spot of ≈0.5 µm diameter.
For micro-Raman geometries confined to a near direct backscattering configuration, Raman
selection rules forbid observing the TO phonon band. This places significant constraints
on resolving individual stress tensor elements. Therefore, the analysis of the Raman data
in this subsection is based on a planar stress model. The peak position of the Si-Si mode
and the calculated relaxation as a function of bar width is shown in figure 4.22. The error
bars were calculated from the measurement of several NWs. As can be seen, the relaxation
of the strained SiGe NWs increases with decreasing the width and a relaxation degree of
about 73 % (assuming biaxial compressive strain) is obtained for 40 nm wide NWs. The
relaxation degree is relative to the initial state of the biaxial compressive strained layer, i.e.,
pseudormophically grown on SSOI, equivalent to a 20 % Ge content.
4.4 Summary
In this section, a detailed analysis of the physical parameters for the fabrication of strained
Si and SiGe on insulator devices was presented. In the case of strained Si, the n-type
activation of strained layers by As+ implantation and rapid annealing results into a low
sheet resistance and good quality strained layers. The direct implantation of NWs followed
by thermal annealing induces the formation of defects such as stacking faults as well as
strain relaxation. However, doped strained Si nanowires with perfect crystalline structure
and large uniaxial strain can be fabricated by patterning doped layers. Also, the patterned
NWs on doped layers show lower resistivities compared to directly implanted NWs, which is
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correlated to As+ ion loss during implantation because of straggling.
In the case of strained SiGe, a systematic study on the formation of p-type doped strained
SiGe/strained Si heterostructure layers based on B+, BF+2 and (Si
++B+) ion implantation
and annealing at moderately low temperatures was presented. The most important result
is that efficient doping combined with the conservation of strain and a good crystalline
quality can be obtained only for BF+2 implants with 1×1015 ions/cm2 and anneals at 650˚ C.
With these parameters, single crystalline layers with negligible strain relaxation and a sheet
resistance of 886 Ω/sq were obtained. The experimental findings are explained in terms
of efficient solid phase recrystallization with loss of SIAs through the surface and through
Frenkel pair annihilation. This can achieved only by BF+2 implantations. The implantation
of B+ requires a higher dose for achieving low sheet resistances, which results in low layer
quality and more strain relaxation. The Si+ pre-implantation provides the lowest sheet
resistances but at the expense of undesired relaxation degree values over 60 %.
Finally, patterning of biaxial tensile strained Si and biaxial compressive strained SiGe to
NWs results in uniaxially strained structures, which is beneficial for increasing the carrier
velocity.
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Chapter 5
Strained SiGe quantum-well
MOSFETs
5.1 Introduction
State-of-the-art p-MOSFETs use embedded Si1−xGex source and drain in order to induce
uniaxial compressive strain in the Si channel as a mean to increase the drive current through
the enhancement of the hole mobility [28]. However, saturation of both, mobility and carrier
velocity, in strained Si (100) channels sets natural boundaries for performance enhancement
below the 32 nm node. Therefore, new channel materials are required for the performance
scaling trend to continue.
Strained SiGe is seen as a very promising Si channel replacement alternative for the
PMOS. The carrier mobility in SiGe, which is intrinsically higher than in Si for a Ge content
>25 %, is increased through compressive strain induced valence band splitting and band
warping if the layer is pseudomorphically grown on Si. This results in an enhanced drive
current. Also, SiGe is fully compatible with the mainstream Si processing technology and
does not impose challenges involved in the integration of pure Ge channels or other semicon-
ductors.
Substantial hole mobility enhancement has been demonstrated in strained SiGe long
channel MOSFETs [36, 37, 119]. Also, high performance sub-100 nm channel p-MOSFETs
have been recently reported with strained SiGe channels grown on SOI and SSOI, and high-κ
gate dielectrics, combining the benefits of three complementary technologies: a high mobility
channel, a fully depleted SOI architecture and a scaled high-κ gate dielectric [140–142].
Whereas these studies have focused most on the examination of transistor character-
istics, fundamental studies on hole velocity in scaled MOSFETs, which is the main issue
for improving device performance with scaling, were reported recently by Gomez et al. [34].
The authors demonstrated that the carrier velocity in a scaled biaxial compressive strained
Si0.45Ge0.55/SOI channel is higher than in SOI for the <110> channel direction. Previously,
Shima et al. showed that the hole mobility in biaxial compressive strained Si0.8Ge0.2 channels
is about 25 % higher in the <100> transport direction in respect to <110> [143]. However,
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the study was limited to investigate SiGe channels with low Ge content, and consequently,
small biaxial compressive strain level. Since the improvement of mobility may or may not
translate to carrier velocity enhancement, the impact of channel orientation on hole velocity
and mobility in biaxial compressive strained SiGe channels with high Ge content should be
studied systematically.
This chapter explores the fabrication and analysis of long and short biaxial compressive
strained SiGe quantum-well (QW) MOSFETs with high-κ gate dielectrics. The goal is to
assess the impact of channel orientation on the hole mobility and velocity in such struc-
tures, and to further evaluate the performance of SiGe strained channel transistors with an
alternative metal/high-κ dielectric gate stack. An ultrathin-body architecture is utilized to
improve electrostatic control at short gate lengths. Also, the fabrication process is designed
to avoid strain relaxation of the channel. The chapter is organized as follows. Section 5.2
briefly introduces a background on the working principles of sSiGe QW MOSFETs, and the
process used for the devices fabrication. The transistors in this section utilize HfO2/TiN
gate stacks. Further, the performance and transport metrics are extracted for long and short
channel transistors with channels oriented along <110> and <100> directions. Finally, sec-
tion 5.3 discusses the fabrication process and the device characteristics of long and short
sSiGe channel MOSFETs with a novel TiN/GdScO3 gate stack.
5.2 Performance and transport metrics in QW MOS-
FETs
5.2.1 Device fabrication
Short and long channel MOSFETs were fabricated on 12 nm thick pseudomorphic Si0.5Ge0.5
layers epitaxially grown on 10 nm thin (100) SOI films by LPCVD. The starting SOI ma-
terial was manufactured by SOITEC. The biaxial compressive strain in the pseudomorphic
Si0.5Ge0.5 layer grown by LPCVD corresponds to -2.1 % as measured by XRD. The structure
was then capped with 3 nm Si, which confines holes in the SiGe quantum well due to the
valence band off-set between Si and SiGe, reducing surface scattering. Whether the hole
channel forms in the SiGe layer or in both, the Si cap and SiGe layer, depends on the Si
cap thickness and gate bias. If the Si cap layer is sufficiently thin, the hole wavefunction is
strictly confined to the SiGe layer even at high gate bias. Figure 5.1(a) displays a SILVACO
ATLAS simulation of the band structure of the QW MOSFET used in this work for flat-
band (Vg=0) and inversion (Vg=-1.0 and -1.5 V) conditions [118]. At high gate voltage, a
parasitic channel is formed in the Si cap.
A schematic of the gate-first process flow used to fabricate the sSi/strained SiGe/SOI
QW MOSFETs is illustrated in figure 5.1. Mesa structures with 10 µm width were patterned
along the <110> and <100> directions using standard optical lithography and RIE. After
standard RCA cleaning, a 4 nm thick amorphous HfO2 layer was deposited by atomic layer
deposition (ALD). The gate stack was completed with the deposition of 25 nm thick TiN
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Figure 5.1: (a) SILVACO ATLAS simulations of the band alignment of the QW
MOSFET in flat-band (Vg=0) and inversion (Vg=-1.0 and -1.5 V) regimes, and (c-d)
Schematic of the gate first process flow utilized to fabricate the strained SiGe/SOI
MOSFETs with TiN/HfO2 gate stack.
metal layer. Subsequently, the gate was patterned with lengths ranging from Lg = 65 nm
to 1.5 µm using electron beam lithography. Source and drain areas were formed by BF+2
implantation at an energy of 16 keV to 2×1015 ions/cm2 followed by 650˚ C FGA (1:10
H2/N2) for 1 minute. The FGA treatment contributes to the suppression of oxide charge
traps in the high-κ film and improves the high-κ/Si interface. The activation conditions were
adjusted in order to suppress the strain relaxation of the SiGe layer. High resolution Raman
spectroscopy measurements performed near the channel region indicate that the structure
remains strained after processing. Finally, a SiO2 isolation layer was deposited over the
entire structure, followed by opening of S/D windows by optical lithography and RIE. For
electrical contacts, 10 nm Cr/80 nm Al were deposited.
5.2.2 Characterization of long channel QW MOSFETs
Figure 5.2 displays (a) transfer and (b) output characteristics extracted from a QW MOS-
FET with 1.5 µm gate length. The device exhibits a subthreshold slope (SS) of about 75
mV/dec and a good Ion-Ioff ratio of about 10
5, with Ioff limited by gate induced drain
leakage (GIDL). This tunneling effect becomes particularly critical in strained SiGe het-
erostructure devices where the band gap decreases with increasing Ge content and strain.
Two main BTBT mechanisms are involved in the off-state leakage process: trap-assisted
tunneling at low gate-drain voltage (Vd) and direct band-to-band tunneling (BTBT) at high
Vd [144, 145].
Due to trap-assisted tunneling, traps within the bandgap in the depletion region of the
reverse biased S/D junction act as generation-recombination centers and lead to increased
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Figure 5.2: (a) Transfer and (b) output characteristics of a QW MOSFET with
Lg=1.5 µm
leakage, at low drain bias. The two main sources of traps in these structures are interface
states at the oxide-Si interface, and presumably Ge traps in the oxide interlayer due to en-
hanced Ge diffusion in the gate-drain overlap region. The density of interface states (Dit)
is particularly high for high-κ gate dielectrics, thus contributing to trap-assisted tunneling
[144].
BTBT effect occurs in the drain-gate overlap region where large band bending and high
electrical field in the vertical direction exists due to the high potential difference between
the gate and the drain at high Vd. In this situation, the valence band edge on one side of a
junction lines up with the conduction band on the other. In the drain-gate overlap region,
electrons can tunnel from the p valence band in the drain into the inversion region at the
Si-oxide interface [145].
In both, trap-assisted tunneling and BTBT cases, the reduced bandgap in SiGe het-
erostructures leads to shorter tunneling distances compared to Si, therefore increasing tun-
neling probability and leakage current. Also, the off-state leakage is strongly sensitive to the
implantation parameters and Si cap thickness. The state-of-the-art QW MOSFETs require
thin Si caps in order to avoid the formation of a parasitic channel in the low mobility Si
layer. However, a higher level of Ge can diffuse through thinner Si caps, resulting in in-
creased interface charge traps and consequently large leakage due to trap-assisted tunneling.
Finally, the implantation profile affects the off-state leakage because increasing the doping
concentration in the S/D-gate overlap regions result in a higher electrical field at the surface,
and hence higher BTBT.
The output characteristics of the device with Lg=1.5 µm indicate high drain currents up
to 140 µA/µm. For Al contacts, the transistor exhibits high S/D parasitic resistance.
The split-capacitance voltage (CV) measurement results extracted from six 1.5 µm gate
length QW MOSFETs are depicted in figure 5.3(a). The devices present small capacitance
variations as a function of the channel direction, exhibiting an equivalent oxide thickness
(EOT) of approximately 1.6 nm after quantum corrections. Also, the inset figure shows
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Figure 5.3: (a) Split-CV measurements of several 1.5 µm gate length QW MOSFETs
with different channel orientations. The inset figure shows a small hysteresis and the
formation of a channel in the Si cap at about Vg=-1V as indicated by the arrow.
(b) Resistance as a function of the gate length for transistors with different channel
orientation.
no hysteresis as an indication of low density of mobile charges [17]. At Vg=-1V, the total
capacitance increases because of hole population of the Si cap in strong inversion regime.
Reduction of the Si cap thickness can suppress the conduction in layer. Also, thinning the
Si cap decreases the EOT since a 3 nm thick Si layer has equivalent capacitance of ∼1 nm
thick SiO2 film.
Figure 5.3(b) shows the S/D parasitic series resistance extracted using the total resistance
method [148]. The series resistance for the <110> channel oriented transistors is ∼10 %
higher than for the <100> devices, being about 1.3 and 1.2 kΩ, respectively. Shima et al.
reported an increase of series resistance for the <110> channel direction of approximately
20 % in respect to <100>. However, their devices have lower Ge content (20 %) and were
fabricated on bulk Si using a different process, which may be responsible for the observed
difference [143]
Figure 5.4 depicts the histograms of different performance metrics for QW MOSFETs
with Lg=1.5 µm and channel oriented to <110> (left column) and <100> (right column)
directions. From the perspective of electrostatic gate control, the devices with different
channel orientations present similar SS (measured at Vd=-0.05V) and threshold voltages
(VT ) of 88 mV/dec and 0.25 V for <110> and 84 mV/dec and 0.22 V for <100>, respectively.
These small differences are attributed to processing fluctuations.
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Figure 5.4: Histograms of performance metric parameters of about 100 1.5 µm gate
length QW MOSFETs with channels parallel to <110> (left column) and <100> (right
column) directions. The measured parameters comprise (a-b) subthreshold slope (Vd=-
0.05V), (c-d) threshold voltage, (e-f) transconductance (Vd=-0.45V) and (g-h) on-
current (Vg=-1.65V).
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The transconductance measured at Vd=-0.45V for the <100> is slightly higher than for
the <110> direction, being 35.5 and 34.0 µS/µm, respectively. In agreement, the on-current
(at Vg=-1.65V) amounts to 129.3 µA/µm for the <100> channel orientation and 119.2
µA/µm for the <110> transport direction.
The effective hole mobility was extracted using the following relation [149]:
µeff ≈ L
W
1
Qinv
Id
Vd
(5.1)
where L is the gate length, W is the gate width, Id is the intrinsic drain current extracted
from the transfer characteristic at small drain voltage (Vd=-0.02 V), and Qinv is the inversion
charge determined by integrating the split-CV curves. Id is corrected for S/D series resistance
[148].
Figure 5.5: Effective hole mobilities measured for Si0.5Ge0.5/Si QW MOSFETs with
channel oriented along <110> and <100> directions with HfO2/TiN gate stack.
Figure 5.5 shows the effective hole mobility extracted from strained SiGe QW MOSFETs
for <110> and <100> channel orientations. The <110> and <100> oriented channel tran-
sistors have an average peak mobility of about 250 and 295 cm2/Vs, respectively. At an
inversion charge of 6×1012 cm−2, the hole mobility is approximately 3× higher than for the
universal Si mobility curve for the <100> transport direction. The mobility enhancement of
the <100> vs. <110> transport direction is 18 %, and it translates to a modest improvement
of about 10 % in on-current, similar to that reported by Shima et al. for SiGe layers with
20 % Ge content [143].
Bandstructure simulations indicate that the HH valence band of SiGe under biaxial com-
pressive strain is at low energies nearly symmetric near the top, but significantly warped
at high energies. Thus, the effective mass in different transport orientations should impact
mobility at high inversion charge regime [34, 143]. At the biaxial compressive strain level
of -2.1 % for Si0.5Ge0.5/SOI heterostrcture, interband scattering is practically suppressed for
both channel orientations. Therefore, the observed improvement in carrier mobility is mostly
due to different effective masses between <110> and <100> transport directions.
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Figure 5.6: (a) Transfer and (b) output characteristics of a QW MOSFET with
Lg=150 nm.
5.2.3 Characterization of short channel QW MOSFETs
The transfer and output characteristics for a short channel QW MOSFET with Lg=150 nm
is shown in figures 5.6 (a) and (b), respectively. The Ioff increased in about one order of
magnitude in comparison to long channel devices, resulting in an Ion-Ioff ratio of 10
4. This
is attributed to drain induced barrier lowering (DIBL), where the channel potential barrier
is lowered because of S/D to channel electrostatic coupling [5]. The output current is limited
due to the high S/D parasitic series resistance, and that punch-through occurs at high drain
bias. Good drain current values up to 240 µA/µm are reached at Vd=-3.0V and Vg=-1.8V.
The transfer characteristic of a QW MOSFET with 90 nm gate length is displayed in
figure 5.7(a). The device presents a subthreshold slope of 120 mV/dec. Contrary to the long
channel QW MOSFETs, these devices suffer from SCE such as DIBL and threshold voltage
shift. Figure 5.7(b) compares the transfer characteristics of QW MOSFETs with different
gate lengths, ranging from 65 to 200 nm measured at Vd=-50 mV. The transistors with Lg
= 150 and 200 nm show approximately similar transfer characteristics, exhibiting average
subthreshold swing and threshold voltage of about 85 mV/dec and 0.45 V, respectively. For
MOSFETs with Lg = 65 and 90 nm, the subthreshold slope degrades to approximately 220
and 120 mV/dec, and the threshold voltage to 0.95 and 1.2 V in average, respectively.
Figure 5.7(b) illustrates the technological problems faced with the design of these devices:
the on-current saturates at about 200 nm gate length due to high S/D parasitic series resis-
tance, remaining practically constant with scaling. This in part is due to the large distance
between the gate edge and source/drain Al contact (3 µm) and the absence of a silicide or
germanide process. In addition, a contribution to the parasitic series resistance is expected
from the S/D extension process, performed at moderate ion implantation dose and low tem-
perature activation in order to preserve the channel strain.
Despite large SCE, information on the transport properties such as carrier velocity was
extracted. As previously stated, the main goal of this subsection is to assess the impact
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Figure 5.7: (a) Transfer characteristics for a QW MOSFET with Lg=90 nm and (b)
transfer characteristics for transistors with different gate lenghts measured at Vd=-0.05
V.
of channel orientation on the performance and transport metrics of scaled QW MOSFETs.
Since larger processing fluctuations are expected for shorter channel transistors, the variabil-
ity of performance parameters for transistors with 150 nm gate length is first analyzed, as
depicted in figure 5.8 (a-f).
The threshold voltage and the DIBL were extracted and calculated using the δgm/δVg
method, with the transconductance determined at low drain voltages. This method is not
affected by series resistance and mobility degradation [105].
The subthreshold slope of 79.0 mV/dec for the <100> channel orientation is slightly
smaller than that of 86.2 mV/dec for <110>, while the threshold voltage decreases from
0.41 to 0.40 V by changing the transport orientation from <100> to <110>, respectively.
Finally, the DIBL for the <110> channel direction is 0.031 V/V while 0.022 V/V for the
<100>.
Figure 5.9(a-c) shows the subthreshold swing, threshold voltage, and DIBL as a function
of the gate length for strained SiGe QW MOSFETs for both <110> and <100> channel
orientations. Reasonable electrostatic control is achieved for transistors with gate length
down to 90 nm, below which DIBL increases from about 0.42 V/V to 0.80 V/V for Lg=65
nm.
Although the subthreshold swing dependence on gate length indicate slightly enhance-
ment for transistors with <100> channel orientation, the electrostatic behavior is practically
independent of transport direction. Small deviations are attributed to processing fluctua-
tions.
In the ballistic regime, where the gate length approaches the mean free path of carriers
in the channel, carrier velocity is a more appropriated transport metric to evaluate potential
performance enhancement of scaled transistors.
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Figure 5.8: Histograms of electrostatic metrics for 150 nm gate length QW MOSFETs
for both <110> (left column) and <100> (right column) channel orientations. The
measured parameters comprises (a-b) subthreshold slope (Vd=-0.05V), (c-d) threshold
voltage, and (e-f) DIBL.
In this subsection, the effective hole velocity, which estimates the carrier velocity deep
into the channel, is determined for strained Si0.5Ge0.5 QW MOSFETs with channels oriented
along <110> and <100> directions.
The extraction methodology is based on the models developed by A. Lochtefeld et al.
and A. Khakifirooz et al. [16, 150]. The effective velocity is defined as:
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νeff =
gm
WCinv
(5.2)
where gm is the transconductance corrected by S/D parasitic series resistance [151], W is the
device width and Cinv is the gate capacitance at inversion regime. The gate capacitance was
extracted from long channel devices, and is expected to be equivalent for all gate lengths.
(b) (c)(a)
Figure 5.9: Comparison of (a) subthreshold slope vs. Lg, (b) threshold voltage vs.
Lg, and (c) DIBL vs. Lg for strained Si0.5Ge0.5 QW MOSFETs with different channel
orientations. The closed symbols refer to <110> while the open symbols refer to <110>
channel directions.
Figures 5.10(a,b) show the hole velocity as a function of the gate length and DIBL for QW
MOSFETs with different channel directions. The velocity was extracted at moderate gate
bias of Vg=-0.45 V in order to guarantee that the carriers are strictly confined in the SiGe
quantum well. The hole effective velocity increases with gate scaling, and saturates below
200 nm gate length. At Lg=65 nm, the velocity slightly falls for both channel orientations.
The νeff is higher for <100> channel directions than for <110> for all gate lengths.
Hu et al. reported that carrier velocity is sensitive on device parameters such as gate
length, DIBL, doping profile, etc [152]. For a given technology node, the velocity increases
with the decrease of the electrostatic integrity. The effective velocity is expected to increase
with DIBL because of the drain-induced decrease of the potential barrier in the channel.
Therefore, it is important to compare devices with similar DIBL. Figure 5.10(b) shows that
νeff is roughly constant as a function of DIBL, possibly due to partial strain relaxation of
the channel in the 65 nm gate length MOSFETs. At the low anneal temperatures used
for activation, near channel defects at the S/D regions associated with ion implantation
may have not been efficiently removed, resulting in partial relaxation of the shorter channel.
Nevertheless, the velocity enhancement for <100> transport direction in comparison to
<110> remains consistent.
Since the νeff is dependent on the device parameters, the inset of figure 5.10(a) compares
the hole effective velocity for devices with Lg=150 nm, similar DIBL and different channel
orientations, showing an enhancement of about 8 % for the <100> transport direction.
The ballistic velocity (νxθ) is inversely proportional to the square root of the conduction
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mass and the density of state mass [146]. Since the mobility is inversely proportional to the
effective mass, one can assume that the velocity is related to the mobility by the power law:
νθ ∝ µα, where α ∼ 0.5 if the mobility increase is purely due to modulation of the effective
mass, and α < 0.5 if reduction of interband scattering is also involved.
(a) (b)
Figure 5.10: Comparison of (a) hole velocity vs. Lg, and (b) hole velocity vs. DIBL.
The inset figure (a) displays the average carrier velocity for devices with 150 nm gate
length oriented to <110> and <100> channel directions.
However, experimental measurements of strain engineered scaled MOSFETs indicated a
higher correlation factor α between the change in mobility to that of velocity [16]. Kobayashi
et al. have shown that the carrier distribution along the channel drops more rapidly with
more velocity overshoot in the channel, resulting in the modification of the electrostatic po-
tential profile in order to accommodate the varied charge distribution [147]. This means that
the critical length for backscattering to the source l decreases, and thus a further increase
of the ballistic velocity is expected. α ∼ 0.85 has been reported for benchmark MOSFETs
[16].
The hole mobility measurements shown in figure 5.5 indicate an increase of about 18 %
for the <100> transport direction in respect to <110>, which translates to a modest en-
hancement of effective velocity of about 8 %. This correspond to a correlation of νeff ∝ µ0.5.
The effective velocity (νeff ) deep in the channel region can be related to the ballistic velocity
(νθ) through the virtual velocity (νxθ) near the source injection [6]. Gomez et al. reported
that an increase of mobility in strained Si0.45Ge0.55/SOI scaled MOSFETs translates into
higher increase of νxθ compared to νeff [34]. Therefore, the correlation factor α between hole
mobility and ballistic velocity is possibly higher than 0.5, fulfilling experimental expetations
[16]. Nevertheless, a correlation factor equal or higher than 0.5 indicates that the improve-
ment in both, mobility and velocity, is purely due to modulation of the effective mass for
different transport directions. Finally, whereas the intrinsic properties of SiGe and the com-
pressive biaxial strain configuration favors the mobility and carrier velocity over conventional
Si channels, due to decreased phonon scattering and a lower effective mass, further a larger
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velocity can be achieved by choosing the <100> channel direction.
Figure 5.11: Cross section TEM image of a TiN/GdScO3/strained Si/strained
Si0.5Ge0.5/SSOI stack after 650˚ C annealing.
5.3 Strained Si0.5Ge0.5/SSOI QW MOSFETs with
TiN/GdScO3 gate stack
High mobility channels combined with novel high-κ dielectric (κ>20)/metal gates stacks have
been investigated for the development of future complementary metal-oxide-semiconductor
devices as an alternative to conventional Si channels with SiO2/poly-Si gate stacks [153, 154].
In such complex stacks, the higher carrier mobility of the channel compensates not only the
mobility degradation due to Coulomb scattering at the high-κ interface, but also improves
device performance. Metal-oxide-semiconductor field effect transistors with high mobility
channels and high-κ dielectrics are indeed characterized by a reduced gate-leakage current
at a given equivalent oxide thickness and increased drain current in the on state. This
opens perspectives for the downscaling of such devices. So far, Hf-based dielectrics have
been the most studied high-κ oxide materials as a gate dielectric for conventional and high
carrier mobility channel transistors [155, 156]. Hf-based dielectrics are, however, thermally
unstable as well as poor oxygen diffusion barriers, generally resulting in SiOx interfacial layer
formation.
Alternatively, ternary rare earth scandates such as GdScO3, LaScO3, DyScO3 or LaLuO3,
with sufficiently large bandgaps, large band off-sets to Si and SiGe, and high dielectric
constants κ=24-30, have been suggested as candidates for novel gate dielectrics [157, 158].
The higher thermal stability of the amorphous state (up to at least 800˚ C) of these films
allows their implementation in both gate first or replacement gate (also called gate last)
CMOS processes. Particular emphases have been placed on amorphous GdScO3 layers which
can be grown by different deposition methods [157, 159] including atomic layer deposition
[160, 161].
The implementation of GdScO3 gate dielectrics on high mobility channel materials such
as Ge, In0.75Ga0.25As and strained Si has been recently reported by Ritenour et al. [162],
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Hill et al. [163] and Roeckerath et al. [159]. However, only n-MOSFETs were successfully
demonstrated, whereas the p-type devices indicated poor switching behavior and low hole
mobility. In addition, these investigations were limited to the study of long channel devices
(>1 µm). The scalability of such gate stacks has not been investigated as yet.
Figure 5.12: Split C-V characteristics measured at 100 kHz for a 1.5 µm gate length
TiN/GdScO3/strained Si0.5Ge0.5 p-MOSFET.
In this section, a systematic characterization of short channel p-type MOSFETs using
GdScO3 as gate dielectric and strained Si0.5Ge0.5/SSOI as channel material is presented.
Although the compressive strain level is smaller than for SiGe grown on SOI, this het-
erostructure substrate is advantageous for fabrication of both, p-MOSFETs, by using the
compressively strained SiGe layer, and n-MOSFETs, by using the bottom tensely strained Si,
after SiGe etching. This section explores the properties of such a strained heterostructures
in short channel p-MOSFETs with GdScO3 as gate dielectric.
The device fabrication process is similar to that described in the previous section. MOS-
FETs were fabricated on 25 nm thin pseudomorphic Si0.5Ge0.5 layers epitaxially grown on
SSOI substrates by RPCVD. The SSOI substrate consist of 12 nm thin strained Si layer and
145 nm BOX on lightly p-type doped SSOI , manufactured by SOITEC, providing 0.8 %
tensile strain in the Si layers, as checked by XRD. The biaxial compressive strain in the
pseudomorphic Si0.5Ge0.5 layer amounts to -1.35 %.
The process starts with the mesa patterning. After standard RCA cleaning, an 8 nm
thick amorphous GdScO3 layer was deposited by electron beam evaporation at 300˚ C using
a stoichiometric ceramic target. The relatively thick dielectric layer was chosen in order to
assure a complete coverage of the mesa after non-conformal e-beam deposition. The stack
was completed by sputter deposition of a 25 nm TiN metal layer used as the metal gate.
The TiN layer was subsequently patterned to dimensions ranging from Lg=100 nm to 1.5
µm using electron beam lithography. The process was completed as described in the last
section.
After S/D dopant activation, the dielectric film remains amorphous with minimum in-
terfacial layer formation, as shown in the cross-sectional transmission electron microscopy
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(XTEM) image in figure 5.11. Measurements on metal-oxide semiconductor (MOS) capaci-
tors provided a dielectric constant κ= 24 for GdScO3 [8].
(a) (b)
Figure 5.13: (a) Transfer and (b) output characteristics of a GdScO3/strained SiGe p-
MOSFET with gate length of 500 nm and 100 nm. The inverse subthreshold swings are
90 mV/dec. and 134 mV/dec. for 500 nm and 100 nm gate length devices, respectively.
The low mobile charge density in the gate stack is evidenced by the absence of a hysteresis
in the split C-V characteristics measured at 100 kHz for a 1.5 µm channel p-MOSFET,
as illustrated in figure 5.12. The peak inversion capacitance corresponds to an effective
oxide thickness of 2.8 nm, after accounting for quantum mechanics corrections. Taking into
account the contribution of the 3 nm Si cap (κ= 11.9) and of the 8 nm GdScO3 (κ= 24)
a SiO2 interface layer formation of about 0.5 nm is extracted. For Si/SiGe QW devices an
additional scaling parameter is the Si top layer thickness. EOT scaling could be obtained
by reducing the GdScO3 layer thickness using conformal deposition techniques such as ALD.
The density of the interface states, Dit, was estimated from the device subthreshold slope
using to the following equation [17]:
SS =
kT
q
log10
(
1 +
CD
Cinv
+
Cit
Cinv
)
(5.3)
where CD, Cinv and Cit are the depletion capacitance, the gate inversion capacitance and the
interface trap capacitance, respectively. A relatively low Dit value of 4.7×1011 (eVcm−2)−1
was achieved, similar to values obtained for other ternary rare earth oxides [150].
A comparison of transfer characteristics of strained Si0.5Ge0.5 p-MOSFETs with a gate
length of Lg= 500 and 100 nm is shown in figure 5.13. The 500 nm channel devices exhibit
an inverse subthreshold slope, SS, of 90 mV/dec and an Ion/Ioff current ratio of 10
5 with
Ioff taken Vg= 0V. The Ioff current at a positive gate voltage is, however, limited by BTBT
leakage.
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The 100 nm gate length device is also affected by DIBL as indicated by a value of 290
mV/V which could be reduced by employing, for example, ultra-thin body SOI substrates.
The subthreshold slope compared with the 500 nm device, degrades to 134 mV/dec.
These values are comparable with results obtained by Gomez et al. on similar channel
heterostructures. However, these devices show an improved inverse subthreshold slope, re-
lated to a better electrostatic control due to the high-κ dielectric [34]. In addition, there is
a small threshold voltage (VT ) roll-off of ∆VT= 85 mV at a drain voltage (Vd) of 50 mV
between the two devices.
Figure 5.14: Extracted hole mobilities for strained SiGe p-MOSFET with
GdScO3/TiN gate stack in comparison with SiO2 stacks The dashed line represents
the universal mobility.
Figure 5.13(b) displays the output characteristics of the transistors presented in 5.13(a).
For gate voltages (Vg) ranging from 0 to - 1.5 V, the 100 nm short channel device exhibits
a drain current of 100 µA/µm at Vg-VT= -1.5 V and the device is pinched-off at zero gate
bias.
Hole mobility was extracted in 1.5 µm long channel Si0.5Ge0.5 p-MOSFETs. It is com-
pared in figure 5.14 to the universal hole mobility curve for bulk Si and for SOI p-MOSFET
with SiO2 as dielectric [142]. The carrier mobility was extracted using the integrated charge
(Qinv) obtained from the inversion region of the split C-V and Id-Vg as described in the last
section. The GdScO3/strained Si0.5Ge0.5 long channel transistors show a peak mobility of
265 cm2/Vs at low inversion corresponding to an improvement of 90 %. At inversion charges
of 6×1012 cm−2, the mobility is approximately 40 % higher than in SiO2/SOI devices [142].
Moreover, this hole mobility is even higher than measured in Ge devices with GdScO3/Hf3N4
gate oxide [162]. The reduction of the hole mobility enhancement as the inversion charge in-
creases is attributed to the formation of an additional low mobility p-channel in the strained
Si cap layer as illustrated in figure 5.1.
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5.4 Summary
The fabrication and characterization of short and long strained Si0.5Ge0.5 channel QW MOS-
FETs was firstly presented in this chapter, using SOI substrates as the starting material. The
low temperature activation process proposed in chapter 4 was adapted and implemented in
the MOSFET processing, providing nearly fully strained S/D extension regions thus conserv-
ing the channel strain. The <100> channel direction provides an improvement of mobility of
about 18 % as compared to <110>, which translates into an enhancement in carrier effective
velocity of8 % in short channel devices (Lg=65 nm). This improvement is attributed to a
different effective mass for different channel orientations. The severe short channel effects at
very small gate lenght are attributed to a non optimized fabrication process for the highly
strained transistors and the lack of silicided contacts.
The chapter further describes the fabrication of long and short strained Si0.5Ge0.5/SSOI
channel QW MOSFETs with a novel TiN/GdScO3 gate stack. The stack presents low density
of interface states and small hysteresis extracted from split C-V measurements. The devices
exhibit good performance metrics such as Ion/Ioff ratio of 10
5 and subthreshold slope of 90
mV/dec. Scaling was investigated for channel length as small as 100 nm.
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Chapter 6
Conclusions
As addressed in chapter 1, the analysis of the virtual source velocity in a MOSFET is an
effective way to predict performance of different engineered channel materials. Unlike the
common practice of normalizing the drive current or transconductance with the inversion
capacitance, it provides an intrinsic measure of the carrier transport in the channel. So far,
most of the novel technological “boosters“ implemented by the industry aimed to increase
virtual source velocity MOSFETs has relied on applying strain to the transistor channel.
However, novel material systems as well as advanced substrates are necessary to sustain
the scaling trend. This thesis has explored fundamental aspects of the fabrication and
integration of strained Si/SiGe high mobility channel materials. Chapter 2 has shown that
tensile strain is beneficial for n-MOSFETs, while compressive strain is the most efficient for
SiGe p-MOSFETs.
Chapter 3 demonstrates different approaches for fabricating strained Si virtual substrates
using ion implantation and annealing techniques. The efficiency of SiGe layer relaxation by
He+ implantation and annealing has been increased by the growth of an ultra-thin Si:C layer
in the Si substrate below the SiGe layer. Preferential nucleation of He platelets at the δ-
impurity layer results in planar localization and homogenization of dislocation loop sources
inducing a more uniform distribution of misfit dislocations. Using this approach, relaxation
degrees up to 85 % for Si0.77Ge0.23 layers were achieved. He
+ implantation and annealing was
used to relax (110) surface oriented virtual substrates, resulting in 75 % degree of uniaxial
relaxation along the [100] direction. In the case of SiGe layers grown on Si(110) oriented
surfaces, two of the {111} glides planes are perpendicular to the layer plane, implying that
the glide plane vector is orthogonal to the vector normal to the layer surface, and therefore,
MDs spread solely along the [01-1] direction. Si ion implantation may also be used for the
relaxation of virtual substrates, although the efficient strain relaxation of the SiGe layers
(over 77 %) combined with efficient strain transfer to the Si-cap layers (up to 80 %)and good
crystalline quality of the layers was obtained only in a narrow parameter window.
Some of the fundamental and technological challenges that have to be faced in order to
incorporate tensile Si/compressive SiGe on insulator into planar and NW MOSFETs were
investigated in chapter 4. Specifically, the effect of ion implantation and layer patterning on
the strain properties and layer quality was assessed. Biaxial tensile strained Si, n-type doped
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layers and nanowires patterned from these layers can be achieved by As+ implantation and
rapid annealing at 1000˚ C. In contrast, direct implantation and annealing of NWs results
in low crystalline quality and higher resistivity due to scattering and dopant loss during
implantation. In the case of biaxially compressive strained Si0.5Ge0.5, the best results were
obtained for low temperature annealing (550-650˚ C) for p-type activation of ion implanted
layers in order to avoid strain degradation. Strained SiGe grown on Si are strongly sensitive
to strain relaxation tending to the formation of a high density of dislocations. The analysis
of different ion species (B+, BF+2 and Si
++B+) and annealing conditions, showed that BF+2
implanted layers and annealed at 650˚ C offer the best compromise for strain conservation,
layer quality and low resistivity. This is attributed to an efficient solid phase epitaxial
recrystallization. For both, tensile Si and compressive SiGe layers, patterning of NWs results
in asymmetrically strained structures.
Chapter 5 investigates the fabrication and characterization of biaxial compressive strained
Si0.5Ge0.5 short and long channel MOSFETs with high-κ gate dielectrics. The devices with
gate length ranging from 65 nm to 1.5 µm were fabricated on SOI and SSOI substrates using
a gate first process. The long channel MOSFETs with HfO2 gate dielectric present Ion/Ioff
ratios of 105, Ion of 140 µm/µm and hole mobilities up to 3× higher than the universal Si.
Transistors with <100> channel oriented offer 18 % increase in hole mobility corresponding
to about 8 % increase in carrier effective velocity with respect to the <110> channel direction.
This is attributed to the anisotropy of the effective mass, for different crystal orientations. In
addition, the integration of GdScO3, as alternative high-κ dielectric, and biaxial compressive
strained SiGe for short channel MOSFETs was investigated. Although biaxial strained Si
and SiGe channels can provide significant enhancement of both, carrier mobility and virtual
source velocity, in scaled MOSFETs, the improvements are still below those achieved by
uniaxial strain. Also, electrostatic control remains a critical issue for gate nodes below 45
nm. Therefore, is suggested that the use of tensile Si/compressive SiGe heterostructure “on
insulator“ wafer: for n-MOSFET tensile Si channel oriented along [110] direction and for
p-MOSFET compressive SiGe oriented along the <100> crystal direction.
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